


#### Design Note

Commodore used LS244 octal bus transceivers set to one direction rather than LS244 octal buffer/line drivers (which are grouped in nibbles). The schematic had the "A" and "B" sides backwards when considering the direction pin 1. Later designs corrected this and changed the A-> B orientation.


Signals have been re-ordered from the original.

### DATA BUFFER




### ADDRESS BUFFERS

NOTE: VIC uses upper Address lines as a chip select. BLK4 used as CS for VIC E (pin 19): 0=CPU Access, 1=VIC Access




Output controls data buffer

### CLOCK




Note: C3 may be C51 in some schematics. Some schematics have R7/R28 as 220 ohm. Can put a 350 ohm resistor in parallel for testing purposes.

### VIC-I \$9000-900F




Note: On the prototype, the analog section is encased in an EMI cage to limit RF emissions to enable it to qualify for an FCC Part B "home use" listing.


### TIMING



### AUDIO





### VIDEO





### VIDEO/AUDIO PORT

### CONTROLLER PORT

### SPARES






## VIA#2 \$9120-912F




Note: CASS\_MOT is a logic-level control signal. To use with a cassette deck, an external control circuit will be needed.


## IEC PORT




## DECODE



## VIA#1 \$9110-911F




## USER PORT




Note: Pins 10/11 were connected to 9VAC from the power input socket. Frankly I thought it was odd to have 9VAC at the user port.

TOP is numbered 1 -> 12  
BOTTOM is lettered A -> N




## RESET




Cartridge is about 6" wide with the plastic or 5.25" without.

Note: On the prototype, pin Y is listed as NC.  
Edac 337-044-520-202 or -558-201 (R/A)  
Sullins EBM222DRXH or DRAS (R/A) but row pitch is 0.156" rather than 0.200"



## EXPANSION



## COLOR RAM CONTROL




Note: On the prototype, the 2114 data pins are drawn backwards.  
D0->D3 is 11->14




4/24/22: tied U14/U15 R/W to V/R

4/24/22: tied U14/U15 R/W to VR/W



\$C000–DFFF



\$E000–FFFF



\$8000-8FFF



4/24/2022: New! discovered prototype of a VIC20CR had eight 6116 (2Kx8) RAM chips in addition to the original three 2114AL (1Kx4) chips. This configuration would fill BLK1 (8K) and only part of BLK2 (4K) because two would have been used for the CS\_RAM1 and CS\_RAM2 blocks above. It would seem that the decoding may still leave out the area occupied by the SuperExpander so that it can still be used. The SuperExpander contained six 2114AL chips mapped to RAM1, RAM2, and RAM3, and also using VR/W. Not sure the RAM could be disabled in the SuperExpander.

ECO 830151 4/12/83  
Transcribed from CBM VIC-20cr schematics 251027-01D

Sheet: /Memory - RAM/ROM/  
File: Memory.kicad\_sch

**Title: VIC RELOADED**

Size: B	Date: 2022-08-04
---------	------------------

Size: B	Date: 2022
KiCad E.D.A. kicad (6.0.4-0)	

Rev: 1.1-002E

Id: 4/4