


Design Note
=====


Commodore used LS245 octal bus transceivers set to one direction rather than LS244 octal buffer/line drivers (which are grouped in nibbles). The schematic had the "A" and "B" sides backwards when considering the direction pin 1. Later designs corrected this and changed the A-> B orientation.

Signals have been re-ordered from the original.


NOTE: VIC uses upper Address lines as a chip select. BLK4 used as CS for VIC E (pin 19): 0=CPU Access, 1=VIC Access







Output controls data buffer





Note: C3 may be C51 in some schematics.
Some schematics have R7/R28 as 220 ohm. Can put a 360 ohm resistor in parallel for testing purposes.



Note: On the prototype, the analog section is encased in an EMI cage to limit RF emissions to enable it to qualify for an FCC Part B "home use" listing.




VIA#2 \$9120-912F




Note: CASS_MOT is a logic-level control signal. To use with a cassette deck, an external control circuit will be needed.

VIA#1 \$9110-911F




Note: PA6=cassette switch sense. CA2=cassette motor control.

USER PORT




Note: Pins 10/11 were connected to 9VAC from the power input socket. Frankly I thought it was odd to have 9VAC at the user port.


TOP is numbered 1 -> 12
BOTTOM is lettered A -> N




IEC PORT







DECODE



\$0000-1FFF
\$2000-3FFF
\$4000-5FFF
\$6000-7FFF
\$8000-9FFF (CHRROM,VIC,VIA's)
\$A000-BFFF (CARTRIDGE)
\$C000-DFFF (BASIC)
\$E000-FFFF (KERNAL)



RESET



Cartridge is about 6" wide with the plastic or 5.25" without.

Note: On the prototype, pin Y is listed as NC.
Edac 337-044-520-202 or -558-201 (R/A)
Sullins EBM22DRXH or DRAS (R/A) but row pitch is 0.156" rather than 0.200"


ECO 830151 4/12/83
Transcribed from CBM VIC-20cr schematics 251027-010
Steve J. Gray and Rich Cini
Sheet: /Input/Output/
File: InpOut.kicad_sch

Title: VIC RELOADED

Size: B Date: 2022-05-14
KiCad E.D.A. kicad (6.0.4-0)

Rev: 1.1-002D
Id: 3/4



COLOR RAM \$9600-97FF





Some schematics show R29 at 470 ohms. Add 890 ohm in parallel to 1k for testing.

RAM — \$0000 — \$03FF

Note: On the prototype, the 2114 data pins are drawn backwards. D0->D3 is 11->14





RAM — \$1000 — \$1FFF



4/24/22: tied U14/U15 R/W to VR/W

COLOR RAM CONTROL




* When CPU has access VA13 is substituted with BLK4 line.


4/24/22: Newly-discovered prototype of a VIC20CR had eight 6116 (2kx8) RAM chips in addition to the original three 2114AL (1kx4) chips. This configuration would fill BLK1 (8k) and only part of BLK2 (4k) because two would have been used for the CS_RAM1 and CS_RAM2 blocks above. It would seem that the decoding may still leave out the area occupied by the SuperExpander so that it can still be used. The SuperExpander contained six 2114AL chips mapped to RAM1, RAM2, and RAM3, and also using VR/W. Not sure the RAM could be disabled in the SuperExpander.

This was called a "16k VIC-20"


BASIC ROM \$C000-DFFF



KERNAL ROM \$E000-FFFF



CHR ROM \$8000-8FFF



ECO 830151 4/12/83
Transcribed from CBM VIC-20cr schematics 251027-01D
Steve J. Gray and Rich Cini
Sheet: /Memory — RAM/ROM/
File: Memory.kicad_sch

Title: VIC RELOADED

Size: B Date: 2022-05-14
KiCad E.D.A. kicad (6.0.4-0)

Rev: 1.1-002D
Id: 4/4