





_				-			I.	T .	Г		
[1	4	2	<u> </u>			4		5		\neg ° $ $
Α											А
						-					
Н						KONAMI					
						······································					
B											R
ľ											
Н											Н
c											
Н											Ц
											\dashv
						DE10	D-Nano FPGA interface	to 5V Konami-2 CPU			
						Shee	et:				+
P						File:	Konami-2_DE10Nano_a	adapter.kicad_pcb			D
						Titl	e: Konami-2 DE1	0-Nano adapter	V 1.1		
						Size	: A4 Date: 20 d E.D.A. kicad (5.1.4)-	19-09-23		Rev: 1.1 Id: 1/1	\exists
L	4		7	-	-	KiCa	d E.D.A. kicad (5.1.4)-	-1	-	ld: 1/1	ا ـِـــــــــــــــــــــــــــــــــــ
	1	1	۷	1 3			4	l .	כ	1	6










		 7		-	
1		3	4	5	6
A					[A
Ц					
					<u> </u>
					ĮB
\vdash					_
lcl					ار
[-]					١
П					F
			DE10-Nano FPGA interface	to EV Konami 2 CDU	
			DETU-NANO FPGA INTERTACE	to SV Kullalili-2 CPU	
			by RndMnkIII		
[_]			by RndMnkIII Sheet:		
D			File: Konami-2_DE10Nano_	_adapter.kicad_pcb	
			Titl= V : 0 DE4	O Nana ada ta 17 4 4	
				.O−Nano adapter V 1.1	
			Size: A4 Date: 20 KiCad E.D.A. kicad (5.1.4)	019-09-23	Rev: 1.1 ld: 1/1
			KiCad F D A Vicad (5.1 //)	_1	ld: 1 /1
<u> </u>	_	7	NICOG L.D.A. KICOG (J.1.4)	-	10. 1/1
1	1 2	J	4	1 5	1 6



		 7		-	
1		3	4	5	6
A					[A
Ц					
					<u> </u>
					ĮB
\vdash					_
lcl					ار
[-]					١
П					F
			DE10-Nano FPGA interface	to EV Konami 2 CDU	
			DETU-NANO FPGA INTERTACE	to SV Kullallil-2 CPU	
			by RndMnkIII		
_			by RndMnkIII Sheet:		
D			File: Konami-2_DE10Nano_	_adapter.kicad_pcb	
			Titl= V : 0 DE4	O Nana ada ta 17 4 4	
				.O−Nano adapter V 1.1	
			Size: A4 Date: 20 KiCad E.D.A. kicad (5.1.4)	019-09-23	Rev: 1.1 ld: 1/1
			KiCad F D A Vicad (5.1 //)	_1	Id: 1 /1
<u> </u>	_	7	NICOG L.D.A. KICOG (J.1.4)	-	10. 1/1
1	1 2	J	4	1 5	1 6