

```
ENCORE 5-Stage Pipeline JIT Generated Software Model
               pipeline(uint64_t opd1, uint64_t opd2,
                        uint64_t* dst1, uint64_t* dst2,
                        uint32_t faddr, uint32_t xc, uint32_t mc)
                 // FETCH
                              - account for instruction fetch latency
                                                                                                                1
 FETCH
                 cpu.pl[FE] += fetch(faddr);
                 // INVARIANT - see section 3.1 processor pipeline model
                                                                                                                2
                 if (cpu.pl[FE] < cpu.pl[DE]) cpu.pl[FE] = cpu.pl[DE];</pre>
                // DECODE
                              - determine operand availability time
 DECODE
                 cpu.pl[DE] = max3((cpu.pl[FE] + 1), opd1, opd2);
                 if (cpu.pl[DE] < cpu.pl[EX]) cpu.pl[DE] = cpu.pl[EX];</pre>
                // EXECUTE - account for execution latency and destination availability time
EXECUTE
                 cpu.pl[EX] = *dst1 = cpu.pl[DE] + xc;
                 if (cpu.pl[EX] < cpu.pl[ME]) cpu.pl[EX] = cpu.pl[ME];</pre>
                // MEMORY - account for memory latency and destination availability time
MEMORY
                 cpu.pl[ME] = *dst2 = cpu.pl[EX] + mc;
                 if (cpu.pl[ME] < cpu.pl[WB]) cpu.pl[ME] = cpu.pl[WB];
                // WRITEBACK
WRITEBACK
                 cpu.pl[WB] = cpu.pl[ME] + 1;
```