



ENCORE 5-Stage Pipeline JIT Generated Software Model

```
void  
pipeline(uint64_t opd1, uint64_t opd2,  
         uint64_t* dst1, uint64_t* dst2,  
         uint32_t faddr, uint32_t xc, uint32_t mc)  
{
```

FETCH

```
// FETCH - account for instruction fetch latency  
cpu.pl[FE] += fetch(faddr);  
// INVARIANT - see section 3.1 processor pipeline model  
if (cpu.pl[FE] < cpu.pl[DE]) cpu.pl[FE] = cpu.pl[DE];
```

DECODE

```
// DECODE - determine operand availability time  
cpu.pl[DE] = max3((cpu.pl[FE] + 1), opd1, opd2);  
if (cpu.pl[DE] < cpu.pl[EX]) cpu.pl[DE] = cpu.pl[EX];
```

EXECUTE

```
// EXECUTE - account for execution latency and destination availability time  
cpu.pl[EX] = *dst1 = cpu.pl[DE] + xc;  
if (cpu.pl[EX] < cpu.pl[ME]) cpu.pl[EX] = cpu.pl[ME];
```

MEMORY

```
// MEMORY - account for memory latency and destination availability time  
cpu.pl[ME] = *dst2 = cpu.pl[EX] + mc;  
if (cpu.pl[ME] < cpu.pl[WB]) cpu.pl[ME] = cpu.pl[WB];
```

WRITEBACK

```
// WRITEBACK  
cpu.pl[WB] = cpu.pl[ME] + 1;  
}
```