```
Block of Arcompact™ Instructions
                                                      IIT Translated Block with Performance Model
                                                            // global processor state
                                      extern CpuState cpu;
 . . . .
0x00000848:
                                      void BLK_0x00000848(void) {
                                     \rightarrow cpu.r[2] = (uint16_t)(cpu.r[9]);
 Γ0x000008487 ext
                       r2,r9 -
                                        pipeline(0,cpu.avail[9],&(cpu.avail[2]),0x00000848,1,0);
                                      \rightarrow cpu.r[3] = cpu.r[12] ^ cpu.r[2];
 [0x0000084c] xor
                       r3, r12, r2
                                        pipeline(cpu.avail[12],cpu.avail[2],&(cpu.avail[3]),0x00000084c,1,0);
[0x00000850] and
                                     \rightarrow cpu.r[3] = cpu.r[3] & (uint32_t)15;
                       r3, r3, 0xf -
                                        pipeline(cpu.avail[3],0,&(cpu.avail[3]),0x000000850,1,0);
                                     \rightarrow cpu.r[3] = cpu.r[3] << ((sint8_t)3 & 0x1f);
 [0x00000854] asl
                       r3, r3, 0x3 -
                                        pipeline(cpu.avail[3],0,&(cpu.avail[3]),0x00000854,1,0);
                                     \rightarrow cpu.r[2] = cpu.r[2] & (uint32_t)7;
 [0x00000858] and
                       r2, r2, 0x7 -
                                        pipeline(cpu.avail[2],0,&(cpu.avail[2]),0x000000858,1,0);
 [0x0000085c] or
                                     \rightarrow cpu.r[3] = cpu.r[3] | cpu.r[2];
                       r3,r3,r2 -
                                        pipeline(cpu.avail[3],cpu.avail[2],&(cpu.avail[3]),0x00000085c,1,0);
                       r4, r3, 0x8 -
                                      \rightarrow cpu.r[4] = cpu.r[3] << ((sint8_t)8 & 0x1f);
 [0x00000860] asl
                                        pipeline(cpu.avail[3],0,&(cpu.avail[4]),0x00000860,1,0);
                                        // compare and branch instruction with delay slot
                                        pipeline(cpu.avail[10],cpu.avail[13],&(ignore),0x00000864,1,0);
\lceil 0 \times 000000864 \rceil brcc.d r10,r13,0x2c \rightarrow if (cpu.r[10] >= cpu.r[13]) {
                                          cpu.pl[FE] = cpu.pl[ME] - 1; // branch penalty
                                                                 // speculative fetch due to branch pred.
                                          fetch(0x0000086c);
                                          cpu.auxr[BTA] = 0x00000890; // set BTA register
                                                                       // set delay slot bit
                                          cpu.D = 1;
                                       } else {
                                          cpu.pc = 0x0000086c;
 [0x00000868] or
                       r4,r4,r3
                                     \rightarrow cpu.r[4] = cpu.r[4] | cpu.r[3];// delay slot instruction
                                        pipeline(cpu.avail[4],cpu.avail[3],&(cpu.avail[4]),0x00000868,1,0);
                                        if (cpu.D) {
                                                                       // branch was taken
                                                                        // clear delay slot bit
                                          cpu.D = 0;
                                          cpu.pc = cpu.auxr[BTA];
                                                                        // set PC
                                        cpu.cycles = cpu.pl[WB];
                                                                   // set total cycle count at end of block
                                        return;
                                      }
```

```
// pipeline stages
                                   // processor state
typedef enum {
                                   typedef struct {
  FE,
        // fetch
                                     uint32_t pc;
  DE,
        // decode
                                     uint32_t r[REGS];
                                                                // general purpose registers
  EX,
        // execute
                                     uint32_t auxr[AUXREGS];
                                                                // auxiliary registers
                                            L,Z,N,C,V,U,D,H; // status flags (H...halt bit)
 ME,
        // memory
                                     char
        // write back
                                     uint64_t pl[STAGES];
                                                               // per stage cycle count
  STAGES // 5 stages
                                     uint64_t avail[REGS];
                                                               // per register cycle count
} Stage;
                                     uint64_t cycles:
                                                                // total cycle count
                                                                // used when insn. does not produce result
                                     uint64_t ignore;
                                   } CpuState;
```