	FE	DE	EX	ME	WB	
Instruction	or r4,r4,r3					Pipeline Model
FETCH	100	102	103	110	115	// INITIAL STATE AT FETCH
	101	102	103	110	115	cpu.pl[FE] += fetch(0x00000868);
	102	102	103	110	115	<pre>if (cpu.pl[FE] &lt; cpu.pl[DE])     cpu.pl[FE] = cpu.pl[DE];</pre>
DECODE	102	102	103	110	115	// INITIAL STATE AT DECODE
	102	105	103	110	115	<pre>cpu.pl[DE] = max3((cpu.pl[FE]+1),</pre>
	102	105	103	110	115	<pre>if (cpu.pl[DE] &lt; cpu.pl[EX])     cpu.pl[DE] = cpu.pl[EX];</pre>
EXECUTE	102	105	103	110	115	// INITIAL STATE AT EXECUTE
	102	105	106	110	115	<pre>cpu.pl[EX] = cpu.pl[DE] + 1; *dst1 = cpu.pl[EX];</pre>
	102	105	110	110	115	<pre>if (cpu.pl[EX] &lt; cpu.pl[ME])     cpu.pl[EX] = cpu.pl[ME];</pre>
MEMORY	102	105	110	110	115	// INITIAL STATE AT MEMORY
	102	105	110	111	115	<pre>cpu.pl[ME] = cpu.pl[EX] + 0; *dst2 = cpu.pl[ME];</pre>
	102	105	110	115	115	<pre>if (cpu.pl[ME] &lt; cpu.pl[WB])     cpu.pl[ME] = cpu.pl[WB];</pre>
WRITEBACK	102	105	110	115	115	// INITIAL STATE AT WRITEBACK
	102	105	110	115	116	<pre>cpu.pl[WB] = cpu.pl[ME] + 1;</pre>
	102	105	110	115	116	// FINAL PIPELINE STATE
	Per Pipeline Stage Cycle Count					