Skip to content
This repository has been archived by the owner on Jun 7, 2023. It is now read-only.

Add: Verilog support. #108

Merged
merged 1 commit into from
Nov 8, 2022
Merged

Conversation

bjones1
Copy link
Collaborator

@bjones1 bjones1 commented Sep 8, 2022

No description provided.

@bjones1
Copy link
Collaborator Author

bjones1 commented Nov 8, 2022

@bnmnetp, I'm using this in production on my server -- do you have any concerns about merging it?

Do you want me to rebase this, or merge this, to bring it up to date with the main branch?

@bjones1 bjones1 marked this pull request as ready for review November 8, 2022 21:52
@bjones1
Copy link
Collaborator Author

bjones1 commented Nov 8, 2022

Oops, I don't know how I missed that. I rebased it and marked it as ready.

@bnmnetp bnmnetp merged commit 8540e8c into RunestoneInteractive:main Nov 8, 2022
@bjones1 bjones1 deleted the verilog branch November 9, 2022 16:12
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants