Skip to content
View RuochenDai78's full-sized avatar
Block or Report

Block or report RuochenDai78

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA Public

    In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which has a better quality. Thus, three different routing methods ar…

    VHDL 5 2

  2. EEE6323_AVLSI_32_Bit_Mips EEE6323_AVLSI_32_Bit_Mips Public

    This project implements a 32-bit MIPS processor with forwarding and hazard detection module

    Verilog

  3. EEL5721_Reconfigurable_Computing_1D_Time_Domain_Convolution EEL5721_Reconfigurable_Computing_1D_Time_Domain_Convolution Public

    In this report, we implement an accelerated convolution calculator based on Xilinx Zynq. We divide whole process into 4 key steps(DRAM read/write Interface, Convolution Pipeline, Smart Buffer and K…

    VHDL

  4. Coppelia Coppelia Public

    Forked from rzhang2285/Coppelia

    Code repository for Coppelia tool

    Verilog

  5. klee klee Public

    Forked from klee/klee

    KLEE Symbolic Execution Engine

    C++

  6. hackdac_2018_beta hackdac_2018_beta Public

    Forked from hackdac/hackdac_2018_beta

    The SoC used for the beta phase of Hack@DAC 2018.

    SystemVerilog