-
13:43
(UTC +03:00) - in/rustam-chochaev-a37057240
Block or Report
Block or report RustamC
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
circuit_training_openlane
circuit_training_openlane PublicInstructions on how to run Circuit Training in OpenLane flow
-
MacroPlacement
MacroPlacement PublicForked from TILOS-AI-Institute/MacroPlacement
*** README ***: for convertors checkout this branch: pb2def
Verilog 1
-
OpenLane
OpenLane PublicForked from The-OpenROAD-Project/OpenLane
** README **: OpenLane+DREAMPlace (PL_DREAMPLACE_GLB_PLACEMENT in config.json) option for global placement in fpi branch
-
transistor_counter
transistor_counter PublicSimple transistor counter in Verilog gate-level netlist using data from CDL
Rust 1
-
If the problem persists, check the GitHub status page or contact support.