Flash-LLM: Enabling Cost-Effective and Highly-Efficient Large Generative Model Inference with Unstructured Sparsity

- Sep, 2023
- Yue Guan



### Overview

#### Flash-LLM: Enabling Cost-Effective and Highly-Efficient Large **Generative Model Inference with Unstructured Sparsity**

Haojun Xia \*† Univeristy of Sydney hxia6845@uni.sydney.edu.au

Donglin Zhuang Univeristy of Sydney donglin.zhuang@sydney.edu.au

Yong Li Alibaba Group jiufeng.ly@alibaba-inc.com

Zhen Zheng \* Alibaba Group james.zz@alibaba-inc.com

Zhongzhu Zhou Univeristy of Sydney zhongzhu.zhou@sydney.edu.au

Wei Lin Alibaba Group weilin.lw@alibaba-inc.com

Yuchao Li Alibaba Group laiyin.lyc@alibaba-inc.com

Xiafei Oiu Alibaba Group xiafei.qiuxf@alibaba-inc.com

Shuaiwen Leon Song Univeristy of Sydney shuaiwen.song@sydney.edu.au

- Sep. 17
- VLDB24
- Implementation: wrapping FasterTransformer, open sourced.




Figure 3: Performance of an unstructured SpMM (M/K/N =hidden\_size\*4/hidden\_size/batch\_size=36K/9K/8) under different designs on GPU. SIMT core centric designs are indicated with dash lines while tensor core centric designs are indicated with solid lines (including our solution Flash-LLM).




Figure 13: OPT-30B Inference Throughput.

### Contents

- Motivation: skinny GEMM is memory bound in LLM inference.
- Insight: load as sparse and compute as dense.
- Contributions:
  - Kernel implementation
    - Tiled GEMM with sparse decoding and TC.
    - Pipelining and double buffer.
    - Shared memory bank conflict with reordering.
  - Sparse format: Tiled-CSL
- Evaluation.
- Summary and discussion

# Background

#### **Transformer computation**




Figure 2: Decoder Layer Architecture. The H here means the hidden dimension aka. model dimension, which equals 12K for GPT-3. The B refers to the inference batch size which is typically small for real-time inference, e.g. 8, 16 or 32.

#### **LLM Inference**




Figure 1: (a) Generative model inference; (b) KV-Cache.

### Motivation Skinny GEMM is memory bound in LLM inference.

The generation phase of LLM inference is bounded on memory

access.

• 70% is GEMM.

- Batch size in generation phase is low.
- Usually, 1~16 level.
- Tensor Core utilization is low.




Figure 4: GPU utilization Breakdown. The MatMuls profiled in this figure are the most time-consuming parts during OPT-66B inference (with 2 GPUs) at batch sizes 16, 32, 64, and 128.

- Theoretical analysis with computation intensity
  - Compute: 2MNK FLOPs
  - Memory: 2MK + 2NK
  - Intensity:  $CI = \frac{M \times N}{M+N}$

# Insight Load as sparse and compute as dense

- Load as sparse and compute as dense.
  - Unstructured sparsity is accuracy friendly.
  - Hardware (Tensor Core) supports very efficient dense GEMM.
- Computation intensity
  - Compute: 2MNK
  - Memory: 2(1-b)MK + NK (+ Sparse Index)
  - Intensity:

$$CI_{SparseLoad}^{4} = \frac{M \times N}{M \times (1 - \beta) + N}$$





Figure 5: Roofline model for skinny MatMuls. The solid Squares refer to the CI and the performance upper bound for dense solutions (e.g. cuBLAS), while the solid Stars represent the improved CI and the new performance bound with our *Load-as-Sparse Compute-as-Dense*. Note that the vertical axis is displayed on a logarithmic scale.

### Contents

- Motivation: skinny GEMM is memory bound in LLM inference.
- Insight: load as sparse and compute as dense.
- Contributions:
  - Kernel implementation
    - Tiled GEMM with sparse decoding and TC.
    - Pipelining and double buffer.
    - Shared memory bank conflict with reordering.
  - Sparse format: Tiled-CSL
- Evaluation.
- Summary and discussion

### Tiled GEMM with sparse decoding and TC




- (a) Load-as-Sparse, Compute-as-Dense.
- (b) Sparse-to-Dense Transformation.

- Load A tile
- *gmem2reg*: loading sparse encoding from global memory to the distributed registers
- *rst\_smem*: resetting the target shared memory buffer with zero
- extract: writing the sparse encoding from registers to the corresponding locations on shared memory buffer
- Load B tile
- *Id\_dense*: loading directly from global memory to the target shared memory buffer
- Compute C tile
- *smem2tc*: loading the shared memory data of A tile and B tile, and executes tensor core computations

# Pipelining and double buffer


- Piplining
  - load A, extract A, load B, compute C
- Double buffer
  - async load A, async load B
- Async load barrier
  - Reset to 0 before extract
  - Finish load before compute
- Sync thread
  - Load A values before extract
  - Finish all before next iteration



(c) Pipelined memory and tensor core operations.

### Kernel Implementation

Wrapping FasterTransformer



(c) Pipelined memory and tensor core operations.

#### **Algorithm 1** Flash-LLM SpMM kernel pseudo code.

```
1: Inputs: SparseMatrix A, Matrix B
2: Output: Matrix C
3: Initialize_Pipeline();
4: offset = subArray(A.offset);
5: int start_{prefetch} = offset[1];
6: int nnz_{prefetch} = offset[2] - offset[1];
7: for int id = 0; id < K_{Global}/K; id + + do
      //Prefetch startIdx and nnz.
      int start = start_{prefetch};
      int nnz = nnz_{prefetch};
      start_{prefetch} = offset[id + 2];
      nnz_{prefetch} = offset[id+3] - offset[id+2];
      //Set pointers for double-buffer.
13:
      half^* smem_w = smem + ((id + 1)\%2) * OFFSET;
14:
      half^* smem_r = smem + (id\%2) * OFFSET;
15:
      //Launch Asynchronous Memory Operations.
16:
17:
      InitSharedMem(smem_w);
                                                                 ▶ rst smem
      cp as unc commit();
18:
      CopyGlobal2Reg(A.nz + start, nnz)
                                                                ▶ gmem2reg
      CopyGlobal2Shared(smem w, B.data)
20:
                                                                  ▶ ld dense
      cp_async_commit();
      //Math Computations.
      Pipelined Shared2Reg TensorCoreOps(smem r);
24:
      //barrier: initSharedMem()
      cp_async_wait<1>(); __syncthreads();
      ExtractRegister2Shared(smem_w)
                                                                   ▶ extract
27:
      //barrier: copyGlobal2Shared().
      cp_async_wait<0>(); __syncthreads();
29: results Reg2Global(C.data);
```

### Sparse format: Tiled-CSL




Figure 7: Tiled-CSL Format for sparse matrices.


• SIMT decoding with CUDA core.

#### Algorithm 2 ExtractRegister2Shared


```
    #pragma unroll
    for int i = 0; i < #REG; i + + do</li>
    if i ≥ nnz_thread then
    break
    A[idx(Reg[i])] = v(Reg[i])
```

# Shared memory bank conflict with reordering

Reorder sparse A in Tile-CSL format in advance.



(b) Bank conflicts during ExtractRegister2Shared. (WARP size and SMem banks are reduced from 32 to 4 for simplicity.)



(c) No conflict after Sparse Data Reorder.

Figure 8: Ahead of time sparse data reordering.

### Contents

- Motivation: skinny GEMM is memory bound in LLM inference.
- Insight: load as sparse and compute as dense.
- Contributions:
  - Kernel implementation
    - Tiled GEMM with sparse decoding and TC.
    - Pipelining and double buffer.
    - Shared memory bank conflict with reordering.
  - Sparse format: Tiled-CSL
- Evaluation.
- Summary and discussion

### Evaluation Main results

- cuSparse, Sputnik: SpMM (unstructured sparsity) library
- cuBLAS: dense GEMM library
- SparTA: converting SpMM to dense + unstructured





Figure 9: Kernel Benchmarking (M/K/Sparsity; weight matrix: M × K).

### Evaluation Hardware utilization






Figure 10: Kernel utilization breakdown with four MatMul shapes (indicated with different colors) from OPT-66B.

# Evaluation Sensitivity

#### Latency breakdown




Figure 11: Latency breakdown of Dense and Flash-LLM Kernels (normalized to cuBLAS[39] kernel latency).

#### Batch size (skiny)




Figure 12: Kernel speedups over cuBLAS [39] GeMM kernel with different shapes (M/K/N, sparsity=80%).

# Evaluation End to end

#### **E2E** throughput




Figure 13: OPT-30B Inference Throughput.

#### **E2E** breakdown




Figure 14: Inference Time Breakdown. (MHA: multi-head attention, Comm: cross-GPU communications)

# Evaluation One node multiple devices




Figure 16: OPT-175B Inference

### Contents

- Motivation: skinny GEMM is memory bound in LLM inference.
- Insight: load as sparse and compute as dense.
- Contributions:
  - Kernel implementation
    - Tiled GEMM with sparse decoding and TC.
    - Pipelining and double buffer.
    - Shared memory bank conflict with reordering.
  - Sparse format: Tiled-CSL
- Evaluation.
- Summary and discussion

### Discussion

- High level computation intensity is relevant to M size.
- But computation of each tile is always the same.
- Why skinny MM computation intensity is low?

### Discussion Unstructured sparsity on structured hardware

#### Flash-LLM


- Structured sparsity is too lossy.
- Still want to use structured hardware (TC/STC).
- Only use sparsity to optimize memory access.

#### SparTA

- Structured sparsity is too lossy.
- Still want to use structured hardware (TC/STC).
- Compile unstructured to structured.

#### AdaPrune

- Structured sparsity is too lossy.
- Still want to use structured hardware (TC/STC).
- Transform unstructured to structured.



(c) Pipelined memory and tensor core operations.





Figure 5: Two-pass compilation to generate an efficient kerne for an operator (MatMul).



### Discussion Unstructured sparsity on structured hardware

- TW/Magicube/···
  - Structured sparsity is too lossy.
  - Still want to use structured hardware (TC/STC).
  - Design semi-structured patterns.

#### Others

- Make structured sparsity less lossy.
- Make unstructured SpMM faster.
  - Compiler: Scheduled-TACO, Sparse Abstract Machine, ···
  - Accelerator: Eyeriss-v2, Fractal-TC, ···




Fig. 3. SpMM and its thread-block view in Magicube.

# Discussion Why dense TC

- Sparse TC is inefficient.
  - High encoding overhead cannot be hide by computation?
  - If so, will discuss in paper.
- Sparse TC is hard to implement.
  - No sufficient PTX level supported.
- Maybe we can try sparse TC.

# Thank you!!!

- Motivation: skinny GEMM is memory bound in LLM inference.
- Insight: load as sparse and compute as dense.
- Contributions:
  - Kernel implementation
    - Tiled GEMM with sparse decoding and TC.
    - Pipelining and double buffer.
    - Shared memory bank conflict with reordering.
  - Sparse format: Tiled-CSL
- Evaluation.
- Summary and discussion

