Skip to content

SashiniLiyanage/verilog-8-bit-single-cycle-processor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Building a Simple Processor

This is a part of the lab work in 2nd year Computer Architecture course.
This shows how to build a simple 8-bit single-cycle processor
which includes an ALU, a register file and control logic, using Verilog HDL
All the specifications and details are given in the Lab 5 - Building a Simple Processor.pdf

  • Lab 5_1 - 8-bit ALU - FORWARD, ADD, AND, OR
  • Lab 5_2 - 8×8 register file
  • Lab 5_3 - CPU
  • Lab 5_4 - Flow Control Instructions - JUMP, BEQ
  • Lab 5_5 - MULT, SLL, SRL, SRA, ROR, BNE

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published