CO224 Lab05 part5 Group11

1) MULTIPLICATION

mult 4 1 2 (multiply value in register 1 by value in register 2, and place the result in register 4)

```
multiplicant-
                 00000100
multilier-
                 00000110
        00000100
                    (4)
        00000110
                    (6)
        00000000
      0 | 00001000
     00 00010000
    000 00000000
   0000 00000000
  000000 | 00000000
 0000000 | 00000000
0000000 | 00000000
0000000 | 00011000
                     (24)
```

Multiplicand is DATA1 and multiplier is DATA2. DATA1 is ANDed from bits in DATA2 respectively and got the sum. For ANDing it is easier to use a mux where mux output DATA1 as it is when DATA2[i] is equal to one and

Output zero when DATA[i] is equal to zero.


```
//Multiply module
nodule Multiply(DATA1,DATA2,RESULT5);
   // module to perform multiplication operation
   // Port declarations
   output signed[7:0] RESULT5;
   input signed[7:0] DATA1,DATA2;
   wire [7:0] mult[7:0];
                                  //to store ANDed rows
   wire [7:0] shiftmult[7:0];
                                   //to shift ANDed rows
   //wire [7:0] multshift[7:0];
   wire [7:0]select;
   assign select=DATA2;
   //ANDing DATA1 from DATA2 bit by bit
   mux8bit2to1 mu1(8'b0,DATA1,select[0],mult[7]);
   mux8bit2to1 mu2(8'b0,DATA1,select[1],mult[6]);
   mux8bit2to1 mu3(8'b0,DATA1,select[2],mult[5]);
   mux8bit2to1 mu4(8'b0,DATA1,select[3],mult[4]);
   mux8bit2to1 mu5(8'b0,DATA1,select[4],mult[3]);
   mux8bit2to1 mu6(8'b0,DATA1,select[5],mult[2]);
   mux8bit2to1 mu7(8'b0,DATA1,select[6],mult[1]);
   mux8bit2to1 mu8(8'b0,DATA1,select[7],mult[0]);
   //shift left ANDed result in order to get the sumation (#2 time delay included)
   LSL mulshift1(mult[7],8'b10000000,shiftmult[7]);
   LSL mulshift2(mult[6],8'b10000001,shiftmult[6]);
   LSL mulshift3(mult[5],8'b10000010,shiftmult[5]);
   LSL mulshift4(mult[4],8'b10000011,shiftmult[4]);
   LSL mulshift5(mult[3],8'b10000100,shiftmult[3]);
   LSL mulshift6(mult[2],8'b10000101,shiftmult[2]);
   LSL mulshift7(mult[1],8'b10000110,shiftmult[1]);
   LSL mulshift8(mult[0],8'b10000111,shiftmult[0]);
```

2)SHIFT LOGICALY LEFT


sll 4 1 0x02 (apply logical shift left 2 times on value in register 1, and place the result in register 4)

As we can only have 8 different ALUOPs we set first IMMEDIATE value to 1 for logically left shift. And take same ALUOP for logical shift left and logical shift right. In ALU module we set which operation to do according to the first bit of the immediate value.

The following diagram shows the left shifter. This 2 levels module can shift up to 3 bits. We add another level such that we can shift up to 7 bits.



Sign	ials	Action			
$S_1 = 0$	$S_0 = 0$	No shift			
$S_1 = 0$	$S_0 = 1$	Left shift one place			
$S_1 = 1$	$S_0 = 0$	Left shift two places			
$S_1 = 1$	$S_0 = 1$	Left shift three places			




```
/module to logical shift left
module LSL(DATA1, DATA2,RESULT6);
   //port declaration
   input [7:0] DATA2, DATA1;
   output [7:0] RESULT6;
   wire [7:0] lev1out, lev2out;
   reg [2:0]SHIFT;
   wire [7:0] OUT;
   always @(DATA1,DATA2) begin
      // $monitor($time," data2: %b shift: %b DATA1: %b result: %b",DATA2,SHIFT,DA
       case(DATA2)
           8'b10000000 : SHIFT=3'b000;
           8'b10000001 : SHIFT=3'b001;
           8'b10000010 : SHIFT=3'b010;
           8'b10000011 : SHIFT=3'b011;
           8'b10000100 : SHIFT=3'b100;
           8'b10000101 : SHIFT=3'b101;
           8'b10000110 : SHIFT=3'b110;
           8'b10000111 : SHIFT=3'b111;
       endcase
   end
 //3 levels left shifting
 mux2to1_1 lev1_7(lev1out[7], DATA1[7], DATA1[6], SHIFT[0]);
 mux2to1_1 lev1_6(lev1out[6], DATA1[6], DATA1[5], SHIFT[0]);
 mux2to1 1 lev1 5(lev1out[5], DATA1[5], DATA1[4], SHIFT[0]);
 mux2to1_1 lev1_4(lev1out[4], DATA1[4], DATA1[3], SHIFT[0]);
 mux2to1_1 lev1_3(lev1out[3], DATA1[3], DATA1[2], SHIFT[0]);
 mux2to1 1 lev1 2(lev1out[2], DATA1[2], DATA1[1], SHIFT[0]);
 mux2to1 1 lev1 1(lev1out[1], DATA1[1], DATA1[0], SHIFT[0]);
 mux2to1_1 lev1_0(lev1out[0], DATA1[0], 1'b0, SHIFT[0]);
 mux2to1_1 lev2_7(lev2out[7], lev1out[7], lev1out[5], SHIFT[1]);
 mux2to1_1 lev2_6(lev2out[6], lev1out[6], lev1out[4], SHIFT[1]);
 mux2to1_1 lev2_5(lev2out[5], lev1out[5], lev1out[3], SHIFT[1]);
 mux2to1_1 lev2_4(lev2out[4], lev1out[4], lev1out[2], SHIFT[1]);
 mux2to1 1 lev2 3(lev2out[3], lev1out[3], lev1out[1], SHIFT[1]);
 mux2to1_1 lev2_2(lev2out[2], lev1out[2], lev1out[0], SHIFT[1]);
 mux2to1_1 lev2_1(lev2out[1], lev1out[1], 1'b0, SHIFT[1]);
 mux2to1_1 lev2_0(lev2out[0], lev1out[0], 1'b0, SHIFT[1]);
 mux2to1_1 lev3_7(OUT[7], lev2out[7], lev2out[3], SHIFT[2]);
 mux2to1 1 lev3 6(OUT[6], lev2out[6], lev2out[2], SHIFT[2]);
 mux2to1_1 lev3_5(OUT[5], lev2out[5], lev2out[1], SHIFT[2]);
 mux2to1_1 lev3_4(OUT[4], lev2out[4], lev2out[0], SHIFT[2]);
 mux2to1_1 lev3_3(OUT[3], lev2out[3], 1'b0, SHIFT[2]);
 mux2to1_1 lev3_2(OUT[2], lev2out[2], 1'b0, SHIFT[2]);
 mux2to1 1 lev3 1(OUT[1], lev2out[1], 1'b0, SHIFT[2]);
 mux2to1_1 lev3_0(OUT[0], lev2out[0], 1'b0, SHIFT[2]);
 assign #2 RESULT6 = OUT;
```

3) LOGICAL SHIFT RIGHT, ARITHMATIC SHIFT RIGHT, ROTATION

srl 4 1 0x02 (apply logical shift right 2 times on value in register 1, and place the result in register 4)

sra 4 1 0x02 (apply arithmetic shift right 2 times on value in register 1, and place the result in register 4)

ror 4 1 0x02 (apply rotate right 2 times on value in register 1, and place the result in register 4)



Barrell shift is capable of doing logically right shifting, arithmetically right shifting and rotation

S=0		no shifting
S=1		logical shift right
S=1	A=1	arithmetic shift right
S=1	C=1	rotation

Two levels module can shift up to 3 bits. And 3 levels module can shift up to 7bits. We implement a 3 level Barrell shifter using 2to1 muxes.

```
//barrelshifting arithmatic/right shift/rotate selecting module part
module barrelshiftlevel(OUT,IN1,IN2,IN3,S,A,C);
   input IN1,IN2,IN3,S,A,C;
   output OUT;

   wire temp1,temp2,temp3;
   and a11(temp1,S,C,IN1);
   and a12(temp2,S,~C,A,IN2);
   and a13(temp3,~S,IN3);
   or o1(OUT,temp1,temp2,temp3);
endmodule
```

```
//shift/rotate 1 bit
barrelshiftlevel bs1(temp1[7],DATA[0],DATA[7],DATA[7],SHIFT[0],A,C);
mux2to1 1 m11(temp1[6], DATA[6], DATA[7], SHIFT[0]);
mux2to1_1 m13(temp1[5], DATA[5], DATA[6], SHIFT[0]);
mux2to1 1 m14(temp1[4], DATA[4], DATA[5], SHIFT[0]);
mux2to1_1 m15(temp1[3], DATA[3], DATA[4], SHIFT[0]);
mux2to1_1 m16(temp1[2], DATA[2], DATA[3], SHIFT[0]);
mux2to1_1 m17(temp1[1], DATA[1], DATA[2], SHIFT[0]);
mux2to1_1 m18(temp1[0], DATA[0], DATA[1], SHIFT[0]);
//shift/rotate 2 bits
barrelshiftlevel bs2(temp2[7],temp1[1],temp1[7],temp1[7],SHIFT[1],A,C);
barrelshiftlevel bs3(temp2[6],temp1[0],temp1[7],temp1[6],SHIFT[1],A,C);
mux2to1 1 m21(temp2[5], temp1[5], temp1[7], SHIFT[1]);
mux2to1 1 m22(temp2[4], temp1[4], temp1[6], SHIFT[1]);
mux2to1_1 m23(temp2[3], temp1[3], temp1[5], SHIFT[1]);
mux2to1_1 m24(temp2[2], temp1[2], temp1[4], SHIFT[1]);
mux2to1_1 m25(temp2[1], temp1[1], temp1[3], SHIFT[1]);
mux2to1_1 m26(temp2[0], temp1[0], temp1[2], SHIFT[1]);
//shift/rotate 4 bits
barrelshiftlevel bs5(out[7],temp2[3],temp2[7],temp2[7],SHIFT[2],A,C);
barrelshiftlevel bs6(out[6],temp2[2],temp2[7],temp2[6],SHIFT[2],A,C);
barrelshiftlevel bs7(out[5],temp2[1],temp2[7],temp2[5],SHIFT[2],A,C);
barrelshiftlevel bs8(out[4],temp2[0],temp2[7],temp2[4],SHIFT[2],A,C);
mux2to1 1 m32(out[3], temp2[3], temp2[6], SHIFT[2]);
mux2to1 1 m33(out[2], temp2[2], temp2[5], SHIFT[2]);
mux2to1 1 m34(out[1], temp2[1], temp2[4], SHIFT[2]);
mux2to1_1 m35(out[0], temp2[0], temp2[3], SHIFT[2]);
assign RESULT=out;
```


4) BRANCH NOT EQUAL

bne 0x02 1 2 (if values in registers 1 and 2 are not equal, branch 2 instructions forward)

```
always @ (OPCODE) begin
    case (OPCODE)
       8'd0: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE,leftshift} <= #1 9'b0_0_000_0_1_1_0;
       8'd1: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b0_0_000_0_0_1;
       8'd2: \{branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE\} <= \#1\ 8'b0\_0\_001\_0\_0\_1; \\
       8'd3: \{branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE\} \Leftarrow \#1 \ 8'b0\_0\_001\_1\_0\_1; \\
       8'd4: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b0_0_010_0_0_1;
       8'd5: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b0_0_011_0_0_1;
       8'd6: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b0_1_000_0_0_0;
       8'd8: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b1_1_001_1_00;
                                                                                                           // branch not equal(do sub)
       8'd9: {branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE} <= #1 8'b0_0_100_0_0_1;
       8'd10:{branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE,leftshift} <= #1 9'b0_0_101_0_1_1_0;
       8'd11:\{branch,\ jump,\ ALUOP,\ suboraddSelect,\ immediateSelect,\ WRITEENABLE,leftshift\}\ <=\ \#1\ 9'b0\_0\_101\_0\_1\_1\_1;
       8'd12:\{branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE, leftshift\} <= \#1\ 9'b0\_0\_110\_0\_1\_1\_0; leftshift
       8'd13:{branch, jump, ALUOP, suboraddSelect, immediateSelect, WRITEENABLE,leftshift} <= #1 9'b0_0_111_0_1_1_0;
end
```


For JUMP instruction j=1 branch=0
For BEQ instruction j=0 branch=1
For BNE instruction j=1 branch=1

For the above three instructions we have to get the offset. We set offset_select to 1 when we have to take the offset.




```
//find the offset corosponding to the jump and branch vlues
assign offset = INSTRUCTION[23:16];
assign extended_offset = { {22{offset[7]}}, offset, 2'b00};

//enable offset signal for branch equal,branch not equal or jump
wire temp1,temp2,temp3;
and an1(temp1,~branch,jump);
and an2(temp2,jump,~ZERO,branch);
and an3(temp3,branch,~jump,ZERO);
or o(offset_select,temp1,temp2,temp3);
```



Sample testing:



=====								
	reg0	reg1	reg2	reg3	reg4	reg5	reg6	reg7
5	0	0	0	0	0	0	0	0
9	0	0	0	0	10	0	0	0
17	0	0	0	0	10	1	0	0
25	0	0	0	0	10	1	1	0
33	0	0	0	0	10	1	1	9
41	0	0	0	0	9	1	1	9
65	0	0	0	0	8	1	1	9
89	0	0	0	0	7	1	1	9
113	0	0	0	0	6	1	1	9
137	0	0	0	0	5	1	1	9
161	0	0	0	0	4	1	1	9
185	0	0	0	0	3	1	1	9
209	0	0	0	0	2	1	1	9
233	0	0	0	0	1	1	1	9
249	0	10	0	0	1	1	1	9
265	0	10	0	0	1	1	1	8
273	0	5	0	0	1	1	1	8
281	0	5	0	40	1	1	1	8
289	16	5	0	40	1	1	1	8
297	16	4	0	40	1	1	1	8
305	16	4	0	40	6	1	1	8
313	16	4	0	40	6	24	1	8
321	16	4	246	40	6	24	1	8
329	16	4	246	40	6	24	253	8
337	16	4	246	40	6	24	253	10

