Skip to content
View Shiva9361's full-sized avatar
Block or Report

Block or report Shiva9361

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Shiva9361/README.md

I'm Shivadharshan S

Currently a pre-final year student in Indian Institute of Technology Tirupati
I am passionate about anything and everything that involves critical and creative thinking
- 📫 reach me at shivadharshansankar936@gmail.com

Here are some of my Top Projects which are public:

  • Waku-Waku RISC-V Simulator @ Waku Waku
    • Uses c++ for efficient simulation
    • Uses pybind-11 to use C++ classes in python
    • Uses Vue.js as frontend
    • Has a DOCKERFILE for easy install
  • Ruby Interpreter @ Ruby Interpreter
    • Fully written in Java
    • Uses a Recursive Decent Parser
  • A Single Cycle RISC-V Processor @ Simple Processor
    • Fully written in Verilog
    • 12 opcodes are fully functional

Languages and Tools that I am familiar with:

bash bootstrap c chartjs cplusplus css3 dart docker flutter html5 java javascript mysql postgresql python pytorch redis sqlite tensorflow typescript vuejs

Connect with me:

shivadharshan-s-978062280 shivadharshan sankar shivadharshansankar shiva936 shivadharshansankar936

Pinned Loading

  1. Waku-Waku Waku-Waku Public

    A RISC V simulator written in CPP. Uses Flask and Vue.js for website

    C++

  2. Ruby_Interpreter Ruby_Interpreter Public

    An barebone ruby interpreter implemented in JAVA

    Java 2

  3. Sarvendranathiittp/Research-Article-Analyzer Sarvendranathiittp/Research-Article-Analyzer Public

    Code repository for a research article analyzer

    TeX 1 15

  4. Simple_Processor Simple_Processor Public

    Verilog implementation of a RISC-V processor with a subset of RISC-V instructions

    Verilog