Skip to content

Final design project for an Engineering Physics course at McMaster University. A finite-state machine that was designed using the ICs available to us and NI Multisim to produce a device that cycled through a student number on a 7-segment display demonstrating knowledge of sequential logic.

License

Notifications You must be signed in to change notification settings

ShyavanS/Sequential-Logic-Finite-State-Machine-Design-Project

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Sequential Logic Finite-State Machine Design Project

Final design project for an Engineering Physics course at McMaster University. A finite-state machine that was designed using the ICs available to us and NI Multisim to produce a device that cycled through a student number on a 7-segment display demonstrating knowledge of sequential logic.

This was made on a breadboard with several J-!K Flip-Flop ICs, logic gates, and a BCD to 7SD decoder. The circuit design was drafted in NI Multisim. Feel free to view the pdf report for more information.

About

Final design project for an Engineering Physics course at McMaster University. A finite-state machine that was designed using the ICs available to us and NI Multisim to produce a device that cycled through a student number on a 7-segment display demonstrating knowledge of sequential logic.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages