Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

New split bus interface 2 / Verilator simulation support #146

Merged
merged 4 commits into from
Dec 7, 2020
Merged

New split bus interface 2 / Verilator simulation support #146

merged 4 commits into from
Dec 7, 2020

Commits on Dec 7, 2020

  1. MAINT: Update co-routine syntax

    @flooklab
    flooklab committed Dec 7, 2020
    Configuration menu
    Copy the full SHA
    12d9510 View commit details
    Browse the repository at this point in the history

  2. ADD: Add split data bus (sbus) driver

    @flooklab
    flooklab committed Dec 7, 2020
    Configuration menu
    Copy the full SHA
    99b7248 View commit details
    Browse the repository at this point in the history

  3. ENH: Verilator support: disable warning about bus address; MAINT: tim… 

    …escale
    @flooklab
    flooklab committed Dec 7, 2020
    Configuration menu
    Copy the full SHA
    e3b3e03 View commit details
    Browse the repository at this point in the history

  4. ADD: Split bus tests for bus- and sbus-based GPIO modules

    @flooklab
    flooklab committed Dec 7, 2020
    Configuration menu
    Copy the full SHA
    34e3e0c View commit details
    Browse the repository at this point in the history