

Address: Telephone: Fax: Email: Website: Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU $+44\ (0)1493\ 602602$ $+44\ (0)1493\ 665111$ sales@midasdisplays.com www.midasdisplays.com

Specification MC41605A6WR-BNMLW



DO	01/	DIN	DILL	O A	DEA
BU	UN	BIN	DIN	GA	REA

STANDARD DOC.

REVISION RECORD

PAGE 1/20

NO.	DATE	DESCRIPTION	ITEM	PAGE	APPROVED
1	2005.05	INITIAL ISSUED	ALL	ALL	LU BOO
2	2007.04	Added further information of LED backlight	4	4/20	Style.
3	2008.01	Adopt logos on the cover for fast reference	-	Cover	STAR.
4	2008.10	Deleted "N = No Ic" from CODE2	-	Code System	Style
5	2008.10	Added CODE "B" for DFSTN version in CODE7	-	Code System	STE





Address: Telephone: Fax: Email: Website: Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU +44 (0)1493 602602 +44 (0)1403 665111

+44 (0)1493 665111 sales@midasdisplays.com www.midasdisplays.com

Midas LCD Part Number System

COG 132033 S 1 2 3 4 5 6 7 12 10 11 13 14 16

1 = MC: Midas Components

2 = **Blank:** COB (chip on board) **COG**: chip on glass

3 = No of dots (e.g. $240064 = 240 \times 64 \text{ dots}$) (e.g. $21605 = 2 \times 16 \text{ 5mm C.H.}$)

4 = Series

5 = Series Variant: A to Z - see addendum

6 = **3:** 3 o'clock **6:** 6 o'clock **9:** 9 o'clock **12:** 12 o'clock

7 = S: Normal (0 to + 50 deg C) W: Wide temp. (-20 to + 70 deg C) X: Extended temp (-30 + 80 Deg C)

8 = Character Set

Blank: Standard (English/Japanese)

C: Chinese Simplified (Graphic Displays only)

CB: Chinese Big 5 (Graphic Displays only)

H: Hebrew

K: European (std) (English/German/French/Greek)

L: English/Japanese (special)

M: European (English/Scandinavian)

R: Cyrillic

W: European (English/Greek)

U: European (English/Scandinavian/Icelandic)

9 = **Bezel Height** (where applicable / available)

	Ton of Populto Ton	Common	Array
	Top of Bezel to Top of PCB	(via pins 1	or Edge
	01 LCD	and 2)	Lit
Blank	9.5mm / not applicable	Common	Array
2	8.9 mm	Common	Array
3	7.8 mm	Separate	Array
4	7.8 mm	Common	Array
5	9.5 mm	Separate	Array
6	7 mm	Common	Array
7	7 mm	Separate	Array
8	6.4 mm	Common	Edge
9	6.4 mm	Separate	Edge
\mathbf{A}	5.5 mm	Common	Edge
В	5.5 mm	Separate	Edge
D	6.0mm	Separate	Edge
E	5.0mm	Separate	Edge
F	4.7mm	Common	Edge
G	3.7mm	Separate	m EL

10 = **T:** TN **S:** STN **B:** STN Blue **G:** STN Grey **F:** FSTN **F2:** FFSTN

11 = **P:** Positive **N**: Negative

12 = R: Reflective M: Transmissive T: Transflective

13 = **Backlight: Blank:** Reflective **L:** LED

14 = Backlight Colour: Y: Yellow-Green W: White B: Blue R: Red A: Amber O: Orange G: Green RGB: R.G.B.

15 = Driver Chip: Blank: Standard I: I²C T: Toshiba T6963C A: Avant SAP1024B R: Raio RA8835

16 = Voltage Variant: e.g. 3 = 3v

STANDARD DOC.

CONTENTS

PAGE 3/20

1.	GENERAL SPECIFICATIONSPa	age 4
2.	MECHANICAL SPECIFICATIONS Pa	age 4
3.	ABSOLUTE MAXIMUM RATINGS Pa	age 4
4.	ELECTRONICAL CHARACTERISTIC Pa	age 4
5.	OPTICAL CHARACTERISTICSPa	age 5
6.	ELECTRICAL SPECIFICATIONSPa	age 6
7.	EXTERNAL DIMENSIONPa	age 8
	PIN ASSIGNMENT Pa	•
9.	POWER SUPPLY Pa	age 9
10.	REFLECTOR OF SCREEN AND DDRAM ADDRESS	age 9
11.	INSTRUCTION TABLE Pag	ge 10
12.	INSTRUCTION DESCRIPTIONPage	ge 11
13.	CGRAMPag	ge 15
14.	DDRAM Pag	ge 15
15.	INITIALIZATION Pag	ge 16
16.	INTERFACE TO MPUPag	ge 18
17.	FONT MAPPag	ge 19
18.	PACKING DETAIL Pag	ge 20

	BOOKBINDING AREA				
Γ	PRODUCT MODE NO.	PAGE	4/20		
١	SPEC. MC41605A6WR-BNMLW	PAGE	4/20		

1. GENERAL SPECIFICATIONS

ITEM	NOMINAL DIMENSIONS / AVAILABLE OPTIONS
DISPLAY FORMAT	16 Characters by 4 Lines
LCD PANEL OPTIONS	STN (Blue color)
POLARIZER OPTIONS	Negative, Transmissive
BACKLIGHT OPTIONS	Edge type LED backlight (White color)
VIEWING ANGLE OPTIONS	6:00 (Bottom)
TEMPERATURE RANGE OPTIONS	Wide temp. range (-20°C ~ 70°C)
CONTROLLERIC	SUNPLUS
DISPLAY DUTY	1/16
DRIVING BIAS	1/5

2. MECHANICAL SPECIFICATIONS

OVERALL SIZE	LED backlight version: 87.0 x 60.0 x max 14.0				
VIEWING AREA	61.8W x 25.2H	mm	HOLE-HOLE	82.0W x 55.0H	mm
CHARACTER SIZE	2.95W x 4.75H	mm	CHARACTER PITCH	0.60W x 0.60H	mm
DOT SIZE	0. <mark>55W</mark> x 0.55H	mm	DOT PITCH	0.05W x 0.05H	mm

3. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	CONDITION	MIN	MAX	UNIT
POWER SUPPLY (LOGIC)	Vdd	25°C	-0.3	7.0	V
POWER SUPPLY (LCD)	V0	25°C	Vdd -13.5	Vdd +0.3	V
INPUT VOLTAGE	Vin	25°C	-0.3	Vdd +0.3	V
OPERATING TEMPERATURE	Vopr		-20	70	°C
STORAGE TEMPERATURE	Vstg		-30	80	°C

4. ELECTRONICAL CHARACTERISTIC*


17754	SYMBOL	CONDITION	STANDARD			
ITEM			MIN	TYP	MAX	UNIT
Input voltage	Vdd	+5V	4.7	5.0	5.5	V
Supply current	ldd	Vdd=5V		1.5		mA
<u> </u>		-20°C	4.60		4.90	
Recommended LCD driving		0°C	4.35		4.75	
voltage for normal temp.	Vdd - V0	25 [°] C	4.25	4.50	4.65	V
Version module		50°C	4.15		4.60	
		70°C	4.00		4.50	
LED forward voltage	Vf	25°C	2.9		3.4	V
LED forward current	If	25°C		15	20	mA
LED reverse Current	lr	25°C		10		μ A
I ED color rongo	X coordinate	25°C If = 15mA	0.25		0.28	
LED color range	Y coordinate	25°C If = 15mA	0.26		0.29	
LED illuminance (Without LCD)	Lv	25°C If = 15mA	150		180	cd/m²
LED life time		25°C If = 15mA	9K**			Hours


PRODUCT MODE NO. SPEC. MC41605A6WR-BNMLW PAGE 5/20


5. OPTICAL CHARACTERISTIC


FOR TN TYPE LCD MODULE (TA=25°C, Vdd=5.0V ± 0.25V)							
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	
VIEWING ANGLE	Ф2 – Ф1	V = 4	30			dog	
	Θ	K=4	25			deg	
CONTRAST RATIO	K			2			
RESPONSE TIME(RISE)	T R			120	150	ms	
RESPONSE TIME(FALL)	T F			120	150	ms	

FOR STN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ± 0.25V)							
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	
VIEWING ANGLE	Φ2 – Φ1	40			deg		
VIEWING ANGLE	Θ	K=4	60			ueg	
CONTRAST RATIO	K			6			
RESPONSE TIME(RISE)	T R			150	250	ms	
RESPONSE TIME(FALL)	TF	11-1		150	250	ms	









BOOKBINDING AREA				
	PRODUCT	MODE NO.	PAGE	6/20
	SPEC. MC41605A6WR-BNMLW			0/20

6. ELECTRICAL SPECIFICATIONS

6.1 DC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

CHARACTERISTICS	SYMPOL		LIMIT		UNIT	TEST CONDITION	
CHARACTERISTICS	STWIBOL	MIN.	TYP.	MAX.	UNII	TEST CONDITION	
INPUT HIGH VOLTAGE	VIH1	2.2		Vdd	V	Pins (E. RS. R/W. DB0 - DB7)	
INPUT LOW VOLTAGE	VIL1	-0.3		0.6	V	11 III3 (E. 113. 10 W. DD0 - DD1)	
INPUT HIGH CURRENT	Іін	-2.0		2.0	μΑ	Pins (RS. R/W. DB0 - DB7)	
INPUT LOW CURRENT	lıL	-20	-50	-100	μΑ	Vdd = 5.0V	
OUTPUT HIGH VOLTAGE (TTL)	Vон1	2.4		Vdd	V	Іон = - 0.1mA Pins: DB0 - DB7	
OUTPUT LOW VOLTAGE (TTL)	Vol1			0.4	V	IoL = 0.1mA Pins: DB0 - DB7	

6.2 AC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

Write mode


CHARACTERISTICS	CVMPOL	DP	LIMIT		UNIT	TEST CONDITION			
CHARACTERISTICS	STWIBUL	MI <mark>N.</mark>	TYP.	MAX.	UNII	TEST CONDITION			
ENABLE CYCLE TIME	tc	500			ns	PinE			
ENABLE PULSE WIDTH	tpw	230	150	1	ns	Pin E			
ENABLE RISE/ FALL TIME	tr, tr	J-1		20	ns	Pin E			
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E			
ADDRESS HOLD TIME	t _{HD1}	10			ns	Pins RS, R/W, E			
DATA SETUP TIME	tsp2	80			ns	Pins: DB0 - DB7			
DATA HOLD TIME	tHD2	10			ns	Pins: DB0 - DB7			

Read mode


CHADACTEDISTICS	SYMBOL		LIMIT		LINUT	TEST CONDITION
CHARACTERISTICS		MIN.	TYP.	MAX.	UNIT	TEST CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			120	ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	5			ns	Pins: DB0 - DB7

BOOKBINDING AREA							
	PRODUCT	MODE NO.	PAGE	7/20			
	SPEC.	MC41605A6WR-BNMLW		1/20			

6.3.1 WRITE MODE TIMING DIAGRAM





6.3.2 READ MODE TIMING DIAGRAM




BOOKBINDING AREA								
	PRODUCT	MODE NO.	PAGE	9/20				
	SPEC.	MC41605A6WR-BNMLW	PAGE	8/20				

7. EXTERNAL DIMENSIONS








	BOOKBINDING AREA								
	PRODUCT MOI	DE NO.	9/20						
l	SPEC. MC41605A	6WR-BNMLW	9/20						

8.PIN ASSIGNMENT

PIN	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	Power supply for LCM (+5.0V)
3	V0	Contrast Adjust
4	RS	Register Select Signal
5	R/W	Data Read / Write
6	E	Enable Signal
7-14	DB0 - DB7	Data bus line
15	LED+	Power supply for BKL (+5.0V)
16	LED-	Power supply for BKL (0V)

9.POWER SUPPLY



10. REFLECTOR OF SCREEN AND DDRAM ADDRESS

Display position	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-9	1-10
DDRAM address	00	01	02	03	04	05	06	07	08	09
Display position	1-11	1-12	1-13	1-14	1-15	1-16	3-1	3 -2	3-3	3-4
DDRAM address	0A	0B	0C	0D	0E	0F	10	11	12	13
Display position	3-5	3-6	3-7	3-8	3-9	3-10	3-11	3-12	3-13	3-14
DDRAM address	14	15	16	17	18	19	1A	1B	1C	1D
Display position	3-15	3-16		 	 	 		 		
DDRAM address	1E	1F	20	21	22	23	24	25	26	27
Display position	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10
DDRAM address	40	41	42	43	44	45	46	47	48	49
Display position	2-11	2-12	2-13	2-14	2-15	2-16	4-1	4-2	4-3	4-4
DDRAM address	4A	4B	4C	4D	4E	4F	50	51	52	53
Display position	4-5	4-6	4-7	4-8	4-9	4-10	4-11	4-12	4-13	4-14
DDRAM address	54	55	56	57	58	59	5A	5B	5C	5D
Display position	4-15	4-16			 					
DDRAM address	5E	5F	60	61	62	63	64	65	66	67

¹⁻¹ means first character of line 1 on screen

BOOKBINDING AREA								
	PRODUCT	MODE NO.	DAGE	10/20				
	SPEC.	MC41605A6WR-BNMLW	PAGE	10/20				

11. INSTRUCTION TABLE

In a true a t'				Inst	ructio	on Co	de				December 1	Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write 20H to DDRAM set DDRAM address to 00H from AC	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	1	Set DDRAM address to 00H from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	38 µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	38 µs
Cursor or Display Shift	0	0	0	0	0	1	s/C	R/L			Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	38 µs
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	38 µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	38 µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	38 µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	38 µs
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	38 µs

PRODUCT MODE NO. SPEC. MC41605A6WR-BNMLW PAGE 11/20

12. INSTRUCTION DESCRIPTION

A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing 20H (space code) to all DDRAM address, and set DDRAM address to 00H into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D = HIGH)

B. Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	

Set DDRAM address to 00H into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH:Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH=Low,shifting of entire display is not performed.if SH=High, and DDRAM write operation,shift of entire display is performed according to I/D value(I/D=High,shift left, I/D=Low, shift right).

PRODUCT	MODE NO.	PAGE	12/20
SPEC.	MC41605A6WR-BNMLW	PAGE	12/20

D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display ,but I/D register preserves its data.

B:Cursor Blink ON/OFF control bit

When B=High, cursor blink is on, which performs alternately between all the High data and display characters at the cursor position.

When B=Low_blink is off.

E. Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

PRODUCT	MODE NO.	PAGE	12/20
SPEC.	MC41605A6WR-BNMLW	PAGE	13/20

F. Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

F:Display font type control bit

When F=Low, 5x8 dots format display mode is set.

When F=High, 5x11 dots format display mode.

G. Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1/1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=Low), DDRAM address is from 00H to 4FH In 2-line display mode(N=High), DDRAM address in the 1st line is from 00H to 27H and DDRAM address in the 2nd line is from 40H to 67H

PRODUCT	MODE NO.	PAGE	14/20
SPEC.	MC41605A6WR-BNMLW	PAGE	14/20

I. Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not .

If BF is High, internal operation is in progress and shall wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you and also read the value of the address counter.

J. Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

ВООКВІМ	IDING AREA	l.		
	PRODUCT	MODE NO.	PAGE	15/20
	SPEC.	MC41605A6WR-BNMLW	PAGE	15/20

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation.

At this time,AC indicates the next address position, but only the previous data can be read by the read instruction.

13. RELATIONSHIP BETWEEN CHARACTER CODE AND CGRAM

	Character code					C	GR	AM	Ad	dre	SS			CG	RAI	M D	ata			Pattern			
Ī	D 7	D6	D5	D4	D3	D2	D1	D0	A5	A4	А3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0	number
	0	0	0	0	Х	0	0	0	0	0	0	0	0	0	Х	Χ	Х	0	1	1	1	0	pattern 1
												0	0	1	Х	Χ	Х	1	0	0	0	1	
					:					:		0	1	0	X	X	Χ	1	0	0	0	1	
												0	1	1	X	X	X	1	1	1	1	1	
									. 1			1	0	0	X	X	X	(1	0	0	0	1	
												1	0	1	Х	X	X	1	0	0	0	1	
												1	1	0	Х	X	Х	1	0	0	0	1	
L											V	1	1	1	X	X	X	0	0	0	0	0	
								M							1								
								-											~				
-								4	_									4				4	
	0	0	0	0	X	1	1	1	0	0	0	0	0	0	Х	Χ	Х	1	0	0	0	1	pattern8
												0	0	1	X	X	X	1	0	0	0	1	
												0	1	0	X	X	X	1	0	0	0	1	
												0	1	1	X	X	X	1				1	
												1	0	0 1	X	X	X	1	0	0	0	1	
												1	1	0	X	X	X	1	0	0	0	1	
												1	1	1	X	X X	X X	0	0	0	0	0	
												'	ı	ı	Х	۸	۸	U	U	U	U	U	

14. DISPLAY DATA RAM(DDRAM)


DDRAM stores display data of maximum 80x8 bits(80 characters). DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0

BOOKBINI	DING AREA			
	PRODUCT	MODE NO.	PAGE	16/20
	SPEC.	MC41605A6WR-BNMLW	PAGE	10/20


15. INITIALIZATION

15.1 8-bit interface mode (Condition: fosc = 270KHZ)




BOOKBINDING AREA	A		
PRODUCT	MODE NO.	DAGE	17/20
SPEC.	MC41605A6WR-BNMLW	PAGE	17/20


15.2 4-bit interface mode (Condition: fosc = 270KHZ)



PRODUCT MODE NO. SPEC. MC41605A6WR-BNMLW PAGE 18/20

16.INTERFACE TO MPU





from DB4 to DB7.(while the rest of 4 bus lines from

Data transfer is completed when 4-bits of data is transferred twice.(upper 4-bits of data, then lower

DB0 toDB3 are not used.)

4-bits of data.)

Features

- 1. Interface to an 8-bit or 4-bit MPU is available.
- 2. 192 types of alphanumeric, symbols and special characters can be displayed with the built in character generator (ROM).
- 3. Other preferred characters can be displayed by character generator (RAM).
- 4. Various instructions may be programmed.
 - Clear display
 - Cursor at home
 - On/Off cursor
 - Blink character
 - Shift display
 - Shift cursor
 - Read/Write display data .etc.
- 5. Compact and light weight design which can easily be integrated into end products.
- 6. Single power supply +5V drive (except for extended temperature type).
- 7. Low power consumption.

BOOKBIN	DING AREA	1		
	PRODUCT	MODE NO.	DAGE	19/20
	SPEC.	MC41605A6WR-BNMLW	PAGE	19/20

17. STANDARD FONT MAP

Upper 4bit Lower	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
4bit LLLL	CG RAM (1)															
LLLH	(2)															
LLHL	(3)															
LLHH	(4)															
LHLL	(5)															
LHLH	(6)															
LHHL	(7)															
LHHH	(8)															
HLLL	(1)															
HLLH	(2)															
HLHL	(3)															
HLHH	(4)															
HHLL	(5)															
HHLH	(6)															
HHHL	(7)															
нннн	(8)															

BOOKBINI	DING AREA			
	PRODUCT	MODE NO.	DAGE	20/20
	SPEC.	MC41605A6WR-BNMLW	PAGE	20/20

18. PACKING DETAIL

WITH LED BKL
30 PCS/BOX
8 BOXES/CARTON
240 PCS/CARTON
18.00 KGS/CTN(G.W.)
0.07 M ³ /CARTON

WITHOUT LED BKL
30 PCS/BOX
8 BOXES/CARTON
240 PCS/CARTON
16.00 KGS/CTN(G.W.)
0.07 M³/CARTON

NOTE

- 1. The weight is estimated for reference only.
- 2. Packing detail may be changed without notice.

