COMPLEMENTARY PULLUPS AND PULLDOWNS



This is what the "C" in CMOS stands for!

We design components with complementary pullup and pulldown logic (i.e., the pulldown should be "on" when the pullup is "off" and vice versa).

pulldown	F(I,,I)
off	driven "1"
on	driven "0"
on	driven "X" →
off	no connection ⁽
	off on on

Convention: In general,

let's avoid these last
two cases.

When they are used, the resulting device is not STRICTLY following our STATIC DISCIPLINE (eg. Pass gates and storage devices).

Such devices are only QUASI-DIGITAL!

CMOS COMPLEMENTS

What a nice

V_{OH} you have...

Thanks. It runs in the family...



On when A is "I"


On when A is "0"



A - Parallel P connections:

On when A is "I" and B is "I": A && B

On when A is "0" or B is "0": (!A | I !B)




Series P connections:

On when A is "I" or B is "I": A II B

On when A is "0" and B is "0": (!A && !B)

A TWO-INPUT LOGIC GATE






What function does this gate compute?

<u>A</u>	В	C
0	0	
0	1	
1	0	
1	1	

HERE'S ANOTHER ...






What function does this gate compute?

Α	В	C
0	0	
0	1	
1	0	
1	1	


GENERAL CMOS GATE RECIPE




Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')



Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets



Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fully-complementary CMOS gate.



But isn't it hard to wire it all up?

ONE LAST EXERCISE



Let's construct a gate to compute:

 $F = \overline{A \parallel (B \&\& C)} = NOT(OR(A,AND(B,C)))$


		_	
Α	В	С	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Step 1: The pull-down network

Step 2: The complementary pull-up network



OBSERVATION: CMOS gates tend to be inverting! Precisely, one or more "0" inputs are necessary to generate a "1" output, and one or more "1" inputs are necessary to generate a "0" output. Why?



NEXT TIME



Now that we can see what goes on inside of a single gate, we'll next use several them to compose larger systems that compute other logic functions.



ENUMERATING AND COMPOSING GATES III





- Combinational logic as/is truth tables
- Composing gates
- What gates do we have?
- What gates do we need?
- Making gates from others
- A systematic approach for implementing combinational logic

Midterm #1 on Friday

NOW CAN WE DESIGN LARGER SYSTEMS || |



We need to start somewhere usually with a functional specification

Α			Argh I	m tired of	word	games	1
В	If C is 1 then copy B to Y, otherwise copy	У	-	Tro	ıth	Ta	b
C	A to Y			C	В	A	
				0	0	0	
							1

If you are like most pragmatists you'd rather be given a table or formula than solve a puzzle to understand a function. The fact is, every combinational function can be expressed as a table.

"Truth tables" are a concise description of the combinational system's function, where an output is specified for *every* input combination.


Truth Table

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

TRUTH TABLES TO GATES?



We want to build a computer!



So far we know how to build a few CMOS gates using MOSFET transistors

(NAND, NOR, INVERTER)

But we are missing AND, OR, and XOR

What gates can we build using CMOS?

WHAT GATES CAN WE BUILD?



Recall, we need to design our gates using a pull-up network of P-FETs and a pull-down network of N-FETs.

What gates can we	AN	1D	0		NA	ND	NC	DR
- build?	AB	У	AB	У	AB	У	AB	У
- define?	00	0	00	0	00	1	00	1
Let's start by	01	0	01	1	01	1	01	0
considering only	10	0	10	1	10	1	10	0
2-input nates	11	1	11	1	11	0	11	0

How many possible 2-input gates are there?

KEY IDEA: As many as there are 2-input truth tables.

2-inputs \rightarrow 2² = 4 rows, each with an output 4-outputs \rightarrow 2⁴ = 16 possible functions

ALL THE GATES



There are only 16 possible 2-input gates... Let's examine all of them. Some we already know, others are just silly.

									,							
I																
Ν									_							
P	Z								\bigcap	X	N		N		N	
U	E	A	A		В		X		Ν	Ν	0	A	0	В	Α	0
T	R	Ν	>		>		0	0	0	0	Т	<=	Т	< =	Ν	Ν
AB	0	D	В	A	A	В	R	R	R	R	'B'	В	' <i>A</i> '	Α	D	Е
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1 1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	4	0	4	0	4	0	4	0	4	0	4	0	4	0	4
	•													•		•

How many of these gates can be implemented using a single CMOS gate?



N-FETs can only pull the ouput to "0", and only if one or more of their inputs is a "1".

P-FETs can only pull the ouput to "1", and only if one or more of their inputs is a "0".


Do we really need all of these gates?

Nope! Once we realize that we can describe all of them using just AND, OR, and NOT

COMPOSING GATES TO BUILD OTHERS



Let's start with a couple of basics, AND and OR. Each can be constructed using a pair of CMOS gates, AND is just NAND with an inverter, and OR is just NOR with an inverted output.



	DR	
AB	y	
00	0	
01	1	
10	1	
11	1	
7 7		У

These two gates are particularly important. Using them will allows us to develop a systematic approach for constructing any combinational function.

 $\frac{A}{B}$

Comp 411 - Fall 2017


COMPOSING ARBITRARY GATES



	B>A	XOR	
	AB Y	AB Y	A . b . c
	00 0	00 0	$\hat{\mathbf{B}}$
	01 1	01 1	T Y
	10 0	10 1	
	11 0	11 0	
A .			

How many different gates do we really need?

We can always do it with 3 different types of gates (AND, OR, INVERT), and sometimes with 2, but, can we use fewer?



You need Inverters to handle input combinations involving "0"s, ANDs, and ORs.

ONE WILL DO!


A UNIVERSAL gate is one that can be used to implement *ANY* COMBINATIONAL FUNCTION. There are many UNIVERSAL gates, but not all gates are UNIVERSAL







Q: What is a COMBINATIONAL FUNCTION?
A: Any function that can be written as a truth table.



Ah!, but what if we want more than 2-inputs?


STUPID GATE TRICKS



Suppose we have some 2-input XOR gates:

$$t_{pd} = 1 \text{ nS}$$

And we want an N-input XOR:



output = 1 iff number of "I's input is ODD ("PARITY")


t_{pd} = N nS -- WORST CASE.

Can we compute an N-input XOR faster?

I THINK THAT I SHALL NEVER SEE



A GATE LOVELY AS A ...



EVERY N-Input
Combinational function be
implemented using only
2-input gates? But, it's
handy to have gates with
more than 2-inputs when
needed.

N-input TREE has O(log N) levels...

Signal propagation takes O(109N) gate delays.

A SYSTEMATIC DESIGN APPROACH



Truth Table

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- -it's systematic!
- -it works!
- -it's easy!
- -we get to go home!

- 1) Write the functional spec as a truth table
- 2) Write down a Boolean expression for every "in the output

3) Wire up the ideal gates, replace them with equivalent realizable gates, call it a day, and go home!

This approach will always give us logic expressions in a particular form:

SUM-OF-PRODUCTS

STRAIGHTFORWARD SYNTHESIS




We can implement

SUM-OF-PRODUCTS


with just 3 levels of logic.

INVERTERS/AND/OR



OTHER USEFUL GATE COMBINATIONS





OTHER USEFUL CMOS GATES



AOI and OAI

realized as a


function is

structures can be


single CMOS gate. However, their

equivalent to 3 levels of logic.

AOI (AND-OR-INVERT)







OAI (OR-AND-INVERT)

A - 4 - 4 - Y

An OAI's DeMorgan equivalent is usually easier to think about.




A B C D

Comp 411 - Fall 2017

AN INTERESTING 3-INPUT GATE




Based on C, select the A or B input to be copied to Y.



Truth Table








B — 1 Gate


C — symbol

MUX COMPOSITIONS AND SHORTCUTS





A 4-input Mux (implemented as a tree)





A 4-bit wide 2-input Mux






MUX FUNCTION SYNTHESIS




Consider implementation of some arbitrary Combinational function, F(A,B,C)... using a MULTIPLEXER as the only circuit element:



MUX LOGIC TRICKS



We can apply certain optimizations to MUX Function synthesis



NEXT TIME



Binary Circuits that:
ADD
SUBTRACT
SHIFT

