
BUILDING A COMPUTER





THE ARMY ISA



	4	3	4	1	4	4	5	2 1	4			
R type:	Cond	000	Opcode	S	Rn	Rd	Shift	L O	Rm			
	4	3	4	1	4	4	4	:	8			
I type:	Cond	001	Opcode	S	Rn	Rd	Shift	Ir	nm			
	4	3	5		4	4		12				
D type:	Cond	010	AddrMod	le	Rn	Rd	lmm12					
	4	3	5		4	4	5	2 1	4			
X type:	Cond	011	AddrMod	de	Rn	Rd	Shift	L O	Rm			
	4	3	1			24						
B type:	Cond	101	L			lmm24						

Five key instruction formats: 0) ALU with two register operands

- 1) ALU with a register and an immediate operand
- 2) Load/Store with an immediate offset
- 3) Load/Store with a register offset
- 5) Branch

R-TYPE DATA PROCESSING



ALU instructions with register operands

Rd - register file write address Rn, Rm - register source operands Shift or Rs - Optional shift of Rm


LA - direction and type of shift

S-bit - controls update of PSR

Func decoding from ALU lecture

Register write back controlled

by WERF logic



WERF!


WERF LOGIC



Not every instruction updates a destination register

CMP, CMN, TST, TEQ don't update any register

Conditional execution is controlled by the WERF logic. WERF is set only if the condition, as determined by the PSR flags, is met. Otherwise it is zero and the register is not updated.



I-TYPE DATA PROCESSING



ALU instructions with a register and an immediate operand

Rd - register file write address

Rn - register source operand

1mm8 - 8-bit immediate operand


Shift - Optional rotate

Adds a mux to the B input of the ALU - 8-bit immediate value is

zero-extended 24-bits

And a mux to the shift input of the ALU

- LSB of shift is set to always be "O"



DATA TRANSFER

Load/Store instructions using a base register and an immediate offset

Rd - register file write address


Rn - base register

1mm/2 - 8-bit immediate operand

Adds another mux to the ALU's B input
- 12-bit immediate value is
zero-extended 20-bits

All bits of shift are set to "O"

¥2	4	3	5	4	4	12									
D type:	Cond	010	AddrMode	Rn	Rd	lmm12									
	4	3	5	4	4	5	2 1	4							
X type:	Cond	011	AddrMode	Rn	Rd	Shift	L O	Rm							




WERF MODIFICATIONS



We need to also allow for conditional Load and Store instructions. This requires a few small mods to the WERF logic.

It includes bringing out a Z-d_ "Cond" signal that can be used to qualify Store instructions.

We also generate WERF if the instruction is a LOAD and the condition is valid.






BRANCH INSTRUCTIONS

If condition is true then add 24-bit "sign-extended" immediate value to the current PC.

If the "link" bit is set, then we need to write PC+4 into R14. This is accomplished with muxes on the register file's WA and WD inputs.






FINAL WERF MODIFICATION



Finally allow for conditional updates of the the link register (R14) via the WERF logic.

This third type of WERF merely decodes A branch instruction with it's "L" bit set.

We're getting closer to a working ARM7 processor.




LEFTOVERS

Lastly, we need to implement the "BX" instruction, which, if you recall, was used to branch using a register's contents as a target address. It was also our goto instruction for returning from functions.

The Rn field specifies that target register, and it needs to be routed to a mux so that it is an option for loading the PC.





WHAT MISSING?



Instruction Type	31 30 29 28	27 26 25	24	23	22	21	20	19	18 17 16	15 14 13 12		11 10 9	8 7	6	5	4	3	2 1 0	Notes
Data Processing (reg3)	Cond	0 0 0	OpCode		S	S Rn		Rd		Shift		Ţ	A	0		Rm			
Data Processing (reg4)	Cond	0 0 0		OpCode		S	Rn		Rd	Ī	Rs 0		l	A	1		Rm		
The following use the reg4 format with b7 = 1 and b4 = 1																			
Multiply	Cond	0 0 0	0	Ļ	Ų	A	S		Rd	Rn	Æ	Ro	- 4	0	0	1		Rm	Rd and Rn are swapped
SWP instruction	Cond	0 0 0	1	0	Þ	0	0		Rii	Rd	I	0 0 0	0 1	. 0	0	1		Riii	
LDRII/CTRII	Cond	000	F	Ų	0	₩	-		Rn	Rd	I	0 0 0	0 1	le	1	1		Rm	
LBRGB	Cond	0 0 0	F	Ų	0	₩	Ė		Rii	Rd	I		0 1	1	0	1	Е	Riii	
LDRCH	Cond	0 0 0	P	ų	0	₩	Ļ		Rn	Rd			0 1	1	1	1		Rm	
LDRH/STRH (imm)	Cond	0 0 0	P	ij	1	₩	Ļ		Rn	Rd	I	imml li	1	. 0	1	1		immLo	
LDRSB (imm)	Cond	0 0 0	F	Ü	1	₩	Ŀ	Rii		Rd	immi ti			Í	1 0	1		immLo	
LDRSH (imm)	Cond	• • •		Ų	1	₩	Ŀ		Rin	Rd		immt ti		1		1	_	immLo	
		Th	e foll	owing	g rein	terpe	t the	TST,	, TEQ, CMP, an	nd CMN instructions	wł	hen S = 0							
Branch and Exchange (BX)	Cond	0 0 0	1	0	0	1	0	1	1 1 1	1 1 1 1		1 1 1	1 0	0	0	1		Rn	reg4, Rn instead of Rm
MRS	Cond	• • •	1	0	Ps	0	•	1	1 1 1	Rd	I		0 0	0	0	0	Ů	0 0 0	reg 3
MSD	Cond	000	1	٥	Б,	1	٥	1	0 0 1	1 1 1 1	T			T _o	٥	٥		Dm	
MSR (reg flage)	Cond	• • •	1	0	Pu	1	•	1	0 0 0	1 1 1 1	Ï	0 0 0	0 0	10	0	0		Rm	
									<u></u>			<u> </u>							
Data Processing (imm)	Cond	0 0 1		Opt	Code		S		Rn	Rd	1	Rotate	\Box			In	nm		
MOR (imm flags)	Cond	0 0 1	1	0	9 Fu 1 9 1 9 9 1 1 1 1 1 Rotate														
Data Transfer (imm offset)	Cond	0 1 0	Р	U	В	W	L		Rn	Rd			lmm	edia	te of	ffset	t		
Data Transfer (reg offset)	Cond	0 1 1	Р	U	В	W	L		Rn	Rd	Shift LA 0 Rm		Rm						
Block Transfer	Cond	1 0 0	P	Ü	0	₩	Ŀ		Rii			Register	Veci	OI .					
Branch	Cond	1 0 1	L							offset									

NEXT TIME



- Getting kick-started
- External changes in the flow of execution
- Performance measures

