Skip to content

SonHyegang/COSE321_CSD_PROJECT

Repository files navigation

COSE321_CSD_PROJECT

This project is the result of the 2023 spring semester computer system design course.

Video explanation of DEMO & implementation

A description of the result can be found at the link below.

https://www.youtube.com/watch?v=1kRinNZsq4o&list=PLkUdclR-c5pBmDb7PSEWSIAuHACW2VTvE&index=7

Slide

Project_1 Project_2 Project_3 Project_4 Project_5

Environment

  • Zedboard (http://www.zedboard.org/ ) as a hardware platform where the Xilinx Zynq-7000 device is mounted
    • The Zynq-7000 contains 2 big components: PS (Processing System) and PL (Programmable Logic, which is FPGA fabric). The PS has dual-core Cortex-A9s and many peripheral components. In the PL FPGA fabric, you can design and download your own hardware components. So, the Zynq-7000 is essentially a complete computer system with additional capability (custom hardware design).
    • PS was utilized in this project along with ARM assembly and C code.
  • We used two CAD tools: Vivado (v21.1) and Vitis (v21.1). Vivado is used to design a hardware system very quickly with the help of its GUI environment. For the software development, the high-level details of the designed hardware system (such as base addresses of peripherals) are exported to Vitis, which is an Eclipse-based environment. So, Vitis is mainly used for downloading hardware and software to Zynq-7000 and memory, and debugging the software programs.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published