

### ANOOR

### Oversampling and data decision for the CC400/CC900

By K. T. Heien, T. A Lunder and K. H. Torvmark

### **Keywords**

- Oversampling
- Data decision
- Data synchronisation
- Microchip PIC

- Software RSSI / signal quality
- Resynchronisation
- Software squelch

#### Introduction

One of the most important issues affecting the implementation of microcontroller software deals with the data-decision Data-decision refers algorithm. decoding the DIO-pin from the CC400/CC900. Two main principles exist for decoding Manchester-coded data: Data decision based on timing the period between transitions, and data decision based on oversampling.

Decoding based on measuring the time between transitions is easy to implement but suffers in performance when used on a noisy signal. This has to do with the noise characteristic of the demodulated RF-signal. When a receiver reaches the sensitivity limit, the received data will contain "spikes" or short transients due to noise. If the detection is based on finding

the time period between changes in the data level, decoding errors will occur because of these spikes. By using oversampling, taking multiple samples of the same bit, this noise can filtered out by using a majority vote decision.

This application note describes oversampling and data decision in detail. The principles are illustrated in flowcharts and C-code. This application note also contains optimized assembly code written for the Microchip PIC16F87x series of microcontrollers.

Chipcon is a supplier of RFICs for all kinds of short range communication devices. Chipcon has a world-wide distribution network.



SWRA083 Page 1 of 45



### **Table of Contents**

WHY USE OVERSAMPLING?	3
MICROCONTROLLER LIMITATIONS	4
DATA DECISION AND SYNCHRONISATION	4
RESYNCHRONISATION	6
SOFTWARE SQUELCH	8
MCU INTERFACE	9
DATA DECISION ALGORITHM	10
USING THE SOFTWARE	11
CALCULATING VARIABLES FOR DESIRED OSCILLATOR FREQUENCY AND DATA RATE	13
SOFTWARE IMPLEMENTATION	14
ALGORITHM FLOWCHARTS	14
EXAMPLE SOURCE CODE – C VERSION	20
EXAMPLE SOURCE CODE - ASSEMBLY VERSION	29






### Why use oversampling?

The figure below illustrates the principle of oversampling. A data stream of Manchester-coded data (110) is transmitted. In Manchester code a logical 1 is coded as a high to low transition in the middle of the bit period, and a logical 0 is coded as a low to high transition in the middle of the bit period. This is done to ensure a constant DC-level. As illustrated in the figure each bit has a transition. Each level in one bit is called a chip, giving two chips per bit. Therefore, the baud-rate is twice the bit rate for Manchester coded data.

The received signal with noise illustrates how the noise can corrupt the data received when the receiver is near the sensitivity limit. This noise is often concentrated near the edges of each chip. Here the noise is illustrated as short transients, but there will also be some duty-cycle error and some jitter when the receiver is near the sensitivity limit.



#### Figure 1 Principle of oversampling

By taking several samples per chip, the noise is filtered out and the decoded NRZ data recovered is error-free. This would not be the case if the decision had been made from measuring the time between level changes. The noise would have corrupted the resulting decoded data. For this reason we recommend implementing oversampling in the decision algorithm for best overall performance.



SWRA083 Page 3 of 45



#### Microcontroller limitations

The main factor influencing the implementation of the oversampling routine is the speed of the microcontroller. The total number of machine cycles available for decoding the data is given as:

MachineCodePerBit = 
$$\frac{MCU_{ClockSpeed}}{Datarate}$$

If you use a 1.2 kbps data rate, and your microcontroller runs at 4MIPS (million instructions per second), you can use up to 3300 instructions per bit. Doing 4 samples per chip, or 8 samples per bit, gives 3300/8 = 416 instructions per sample.


For most microcontrollers, speed is at a premium, and the decoding routine must be as efficient as possible. In most cases, an optimized assembly code routine should be used.

### Data decision and synchronisation

There are different ways to decode the sampled data using oversampling. The easiest way is to count the number of high-level samples and the number of low-level samples. The level of the chip can then be decided by majority vote.

Since noise is more likely to appear near the edges of each chip, the algorithm can be improved by giving the samples in the middle of each chip higher priority than the samples near the edges.

Due to the fact that the received signal is Manchester coded, a correlation algorithm can be used to synchronise and decode the sampling. A simple implementation is illustrated below. In this example we use 6 samples per chip.






SWRA083 Page 4 of 45



This correlation algorithm takes 6 samples per chip. Each new sample goes into a shift register, and the previous samples are shifted to the right. The inverter between the two 6 bit shift registers is used because of the Manchester coding of the data. For each new sample the algorithm calculates A (correlation score). This value provides synchronisation information and an estimate of the bit value.

To illustrate this, let us take an example. If the value in the shift register is a logical '0' and the received bit stream is '1011', then value A will change as shown in the figure below.



As illustrated the value of A can vary between 0 and 12 when using 12 samples per bit. Since A is calculated for each sample, A can be used to determine synchronisation status. When noise is present, the change in A will not be linear, however. Due to the noise some samples will have level error, giving higher values for logical '0' and lower values for logical '1'. The maximum and minimum levels of A will still give the same information about the logical level and synchronisation.

When using Manchester-coding, the signal can change value both at the start of the bit as well as in the middle. The software must "know" which transition is which. To be able to do this, the software must be synchronised to a known bit pattern. The usual way to do this is to send a preamble before the data is transmitted. The receiver can then make a synchronisation on this preamble to get the timing correct before the data decision starts.

Using this correlation algorithm, it is easy to implement higher priority for the samples in the middle of the chip. This can be done by multiplying the value of the samples that are most



SWRA083 Page 5 of 45



likely to be correct with a fixed value before calculating A. Further samples at the edges of each chip can be ignored in the calculation of A, to remove the uncertainty of the samples where the noise is most likely to appear. By implementing a correlation algorithm in software, it is easy to find the best noise reduction filtering parameters for the application.

### Resynchronisation


As explained above, the software algorithm needs to synchronise with the signal before the correlation algorithm can calculate valid values for A. Depending on the length of the data stream and the accuracy of the crystal, the sampling clock in the receiver will drift in comparison to the transmitter clock. This means that the synchronisation made at the beginning of the data stream not necessarily is correct at the end. The total drift of the data is given by:

$$\Delta T = T_M \bullet XTAL_{Accurancy}$$

Where  $T_M$  is the length of the message, and  $XTAL_{Accurracy}$  is the relative accuracy of the receiver and the transmitter. That means that if the crystals for both the transmitter and the receiver are rated at +/- 10 ppm, then  $XTAL_{Accurracy}$  is 20 ppm as a worse case.

If the total drift of the data ( $\Delta T$ ) is higher than the sampling rate, the correlation algorithm is not synchronised perfectly, and will not calculate the correct value of A even for a perfect signal. This means that when  $T_s < \Delta T$ , a resynchronisation must be performed before proceeding with the data decision.  $T_s$  is the sampling clock in the receiver.

There are many different ways of implementing a resynchronisation algorithm. A convenient method is to use the value of A in the correlation algorithm to decide if a resynchronisation is needed. The idea here is to resynchronise to the most likely sample near the bit decision, that is, at the maximum (logical 1) or minimum (logical 0) of A. To illustrate this, let us look closer to the value of A at different samples around a maximum were logical 1 is detected. This is illustrated for tree cases in the figure below.







At N the bit is decided based on the value of A. After the sample N+1 the algorithm must check if a resynchronisation should be performed before proceeding with the next bit. In the figure the value of A is illustrated at the sampling time N-1, N, and N+1 for three different cases. For all cases the data decision is done at N.

For case 1 we see that A has a lower value at sample N-1 and N+1 than for sample N. This means that the bit decision is done on the maximum of A, and the software does not need to make a resynchronisation.

For case 2 the value of A is higher for the sample N+1 than the case is for sample N. Also, the value of A at N-1 is lower than for the sample N. This means that the maximum of A is more likely to take place after the bit decision sample N. The correlation algorithm should be resynchronised to the sample N+1 before continuing.

Case 3 is very similar to case 2, but here the correlation algorithm should be resynchronised to sample N-1, since the maximum value of A is likely to take place before N.

There is also one other possibility that is not illustrated in the figure. If the value of A at bothN+1 and N-1 is higher than the value at N, then the algorithm does not know if it should resynchronise to an earlier or later sample. For this reason it should not do resynchronisation here, but wait until the next bit decision sample later in the message.

The description of the resynchronisation above is based on the samples near the bit decision samples for logical 1 (maximum of A). A similar calculation must be implemented for the decision of logical 0 (minimum of A). An overview of the possible cases for this simple resynchronisation algorithm is given in the table below.

Table 1 Resynchronization criteria

Logical level at N	Resynch to N-1	No Resynch	Resynch to N+1
1	$A_{N-1} > A_N > A_{N-1}$	$\begin{array}{c} A_N > A_{N-+} \text{ AND } A_N > A_{N-} \\ \\ OR \\ A_N < A_{N-+} \text{ AND } A_N < A_{N-} \end{array}$	A <sub>N-1</sub> < A <sub>N</sub> < A <sub>N-+</sub>
0	A <sub>N-1</sub> < A <sub>N</sub> < A <sub>N-+</sub>	$\begin{array}{c} 1 \\ A_{N} > A_{N-+} \text{ AND } A_{N} > A_{N-} \\ \text{OR} \\ A_{N} < A_{N-+} \text{ AND } A_{N} < A_{N-} \\ 1 \end{array}$	A <sub>N-1</sub> > A <sub>N</sub> > A <sub>N-+</sub>



SWRA083 Page 7 of 45




### Software RSSI / Signal Quality

With the information of the correlation value A, the software also has the opportunity to implement a kind of RSSI. By sending a preamble of only logical 1s, the signal quality on this received preamble can be calculated as:

$$RSSI = \frac{A_{noise}}{A_{perfect}}$$

Here  $A_{perfect}$  is the correlation score for a perfect signal, and  $A_{noise}$  is the correlation score on the actual received data. If we use the correlation algorithm described above, the value of  $A_{perfect}$  is 12 for a perfectly received logical 1. Depending on the number of samples with errors, the "RSSI" value will change as in the figure below.



This RSSI level can be used in a signal quality algorithm to implement a type of software based RSSI giving a measure of the quality of the received data. One use of this RSSI is to reduce the transmitted power and thus reduce the overall system power consumption.

### Software squelch

When using Manchester coded data, keeping track of how many samples are equal during a bit can be used to implement software squelch. This is useful if the transmitter does not transmit continuously. In a proper Manchester coded signal, the two chips in a bit should be unequal. If most of the samples in a bit are equal, it is probable that the signal received is not a proper Manchester coded signal. If this occurs several bits in a row, a reasonable conclusion is that no proper signal is received, i.e. the signal received is noise. When this occurs, the MCU stops sending out clock and data signals, and waits for a synchronisation preamble to occur. Using software squelch prevents the application circuit from receiving noise.



SWRA083 Page 8 of 45



#### **MCU** interface

To provide a practical example of an oversampling-based data-decision algorithm, we have written a program for the Microchip PIC16F87x series of microcontrollers. The code will also work with other PIC controllers, as long as they have the same instruction set and enough program memory. Both assembly code and C-code versions have been provided. Chipcon recommends using assembly code for production code, however.

For the purposes of the example, the PIC functions as an interface between the CC400/CC900 and an application circuit. When in transmit mode, the PIC transmits a clock to the application circuit, the application sends an NRZ-coded data stream back, the PIC then Manchester-encodes the data and sends it to the CC400/CC900. In receive mode, the CC400/CC900 sends Manchester-encoded data to the PIC, the PIC synchronises to the bit stream and decodes it into NRZ-form, which it sends to the application circuit together with a synchronised clock signal. The application circuit can switch the transceiver into receive, transmit or power-down modes by altering the PD and RX\_TX signals. The PIC takes care of configuring the CC400/CC900 for the different modes.

After power-on, reset or a mode change, the MCU configures the CC400/CC900. It also initialises its own registers. It is not possible to change modes before the MCU is finished with configuring the current mode.

In PD mode, the MCU powers down the CC400/CC900 and then goes into sleep mode itself. The configuration takes 1768 instruction cycles. When in PD mode, the MCU can be awakened by changing the RX\_TX or PD signals.


In TX mode, the MCU configures the CC400/CC900 for transmission. This takes 1781 instruction cycles. When the configuration is finished, data can be sent. A preamble should be sent before starting transmission of data, in order to allow the receiver to synchronise to the data rate. This is the responsibility of the application circuit.

#### Table 2 Mode pin coding

Pin	Mode	
PD	RX_TX	
0	0	Transmit mode (TX)
0	1	Receive mode (RX)
1	X (Don't care)	Power-down mode (PD)



SWRA083 Page 9 of 45






Figure 2 Block diagram of system




Figure 3 Timing in RX mode




Figure 4 Timing in TX mode

### Data decision algorithm

The software implements a data decision algorithm based on the principles discussed earlier in this document, using 8 samples per bit. This was found to be sufficient. In our tests, using 16 samples per bit did not improve performance enough to justify using twice as much processor time as 8 samples per bit. This code treats all samples equally, and does not implement the suggested sample prioritisation scheme; this is left as an exercise for the





reader. The data decision is based on a pure majority vote. If A is greater or equal to 4, the bit is a logical '1', else it is a '0'.

Synchronisation and resynchronisation is implemented. Before sending data, a preamble of '1's must be sent, the length of which depends on the value of the constants in the software and on the synchronisation required by the CC400/CC900. The receiver is able to synchronise on a data stream with a data rate within  $\pm 6.2\%$  of its own.

The source code also implements data checking to determine whether it is receiving valid Manchester-coded data or not. If several consecutive bits fail this test, the software declares that it is out of synchronisation, and attempts to synchronise again. This is useful when receiving data from a transmitter that does not transmit continuously.

### Using the software

This software was developed and tested using a Microchip PIC16F877. It can be ported to any controller using the same instruction set. To support all possible baud rates for the CC400/CC900, the controller must be run at 20 MHz or faster.

Both PORTB and PORTC are used, the pin allocations are shown below.

PIN NAME	DIRECTION	MCU-PIN	COMMENTS
CLK_OUT	OUT	RB0	In TX_mode: Data read from DATA_IN pin on the rising CLK_OUT edge. In RX_mode: New data valid on DATA_OUT on the falling CLK_OUT edge.
DATA_IN	IN	RB1	In TX_mode: Data read in NRZ format.
DATA_OUT	OUT	RB2	In RX_mode: Data from CCX00 in NRZ format.
PD	IN	RB4	Interrupt-on-change pin, used for mode decision: PD=1 -> Power down mode (PD). PD=0 -> Power on.
RX_TX	IN	RB5	Interrupt-on-change pin, used for mode decision:  RX_TX=1 -> Receive mode (RX).  RX_TX=0 -> Transmit mode (TX).
PDATA	OUT	RC0	Used for CCX00 configuration.
CLOCK	OUT	RC1	Used for CCX00 configuration.
STROBE	OUT	RC2	Used for CCX00 configuration.
DIO	IN/OUT	RC3	In RX-mode: MCU reads data from CCX00. In TX-mode: MCU writes data to CCX00. Signal is Manchester coded.
LOCK	OUT	RC4	Indicates whether MCU is synchronised or not: LOCK=1 -> MCU is synchronised LOCK=0 -> MCU is not synchronised

Depending on the application, some variables in the software may have to be changed. TIMING\_RX, TIMING\_TX, Rate\_RX and Rate\_TX must be changed for different data rates. The following table shows values for the most common combinations of oscillator frequencies and data rates. This table is **ONLY** valid for the assembly language version! Timing using C code is not predictable, and must be measured from simulations. Tables for the C code version are therefore not included.



SWRA083 Page 11 of 45



### **Table 3 Assembly code timing**

			Fosc=20 M	lHz		
Data rate (kbps)	TIMING_RX	Rate_RX	Error	TIMING_TX	Rate_TX	Error
9.6	0xE5*	0xD0	0.160%	0x84	0xD0	0.224%
4.8	0xC5	0xD0	0.160%	0x02	0xD0	0.032%
2.4	0x84	0xD0	0.160%	0xFF	0xD1	0.064%
1.2	0x02	0xD0	0.160%	0x7F	0xD3	0.304%
0.6	0xFF	0xD1	0.160%	0x7E	0xD4	0.152%
0.3	0xFD	0xD2	0.032%	0x7E	0xD5	0.004%

	F <sub>osc</sub> =16 MHz					
Data rate (kbps)	TIMING_RX	Rate_RX	Error	TIMING_TX	Rate_TX	Error
9.6	-	-	-	-	-	-
4.8	0xD2	0xD0	0.160%	0x36	0xD0	0.080%
2.4	0x9E	0xD0	0.160%	0x33	0xD1	0.040%
1.2	0x36	0xD0	0.160%	0x31	0xD2	0.140%
0.6	0x33	0xD1	0.160%	0x31	0xD3	0.250%
0.3	0x31	0xD2	0.080%	0x30	0xD4	0.035%

	F <sub>osc</sub> =10 MHz					
Data rate (kbps)	TIMING_RX	Rate_RX	Error	TIMING_TX	Rate_TX	Error
9.6	-	-	_	-	-	-
4.8	0xE5	0xD0	0.160%	0x84	0xD0	0.224%
2.4	0xC5	0xD0	0.160%	0x02	0xD0	0.032%
1.2	0x84	0xD0	0.160%	0xFF	0xD1	0.064%
0.6	0x02	0xD0	0.160%	0x7F	0xD3	0.304%
0.3	0xFF	0xD1	0.160%	0x7E	0xD4	0.152%

	F <sub>osc</sub> =4 MHz					
Data rate (kbps)	TIMING_RX	Rate_RX	Error	TIMING_TX	Rate_TX	Error
9.6	-	-	-	-	-	-
4.8	-	-	-	-	-	-
2.4	-	-	-	-	-	-
1.2	0xD2	0xD0	0.160%	0x36	0xD0	0.080%
0.6	0x9E	0xD0	0.160%	0x33	0xD1	0.040%
0.3	0x36	0xD0	0.160%	0x31	0xD2	0.140%

	F <sub>osc</sub> =3.6864 MHz					
Data rate (kbps)	TIMING_RX	Rate_RX	Error	TIMING_TX	Rate_TX	Error
9.6	-	-	-	-	-	-
4.8	-	-	-	-	-	-
2.4	-	-	-	-	-	-
1.2	0xD6	0xD0	0%	0x46	0xD0	0.366%
0.6	0xA6	0xD0	0%	0x43	0xD1	0.130%
0.3	0x46	0xD0	0%	0x41	0xD2	0.326%

<sup>\*</sup> Use one NOP instruction in end\_interrupt\_RX. Otherwise, remove it.



SWRA083 Page 12 of 45



### Calculating variables for desired oscillator frequency and data rate

The values for TIMING\_RX, TIMING\_TX, Rate\_RX and Rate\_TX are calculated as follows:

Determine the number of MCU instructions available per interrupt. A value must be
calculated for both RX and TX interrupts. The data rate limitation for the system is set by
the RX value, which cannot be less than 65 (The RX interrupt uses 65 instructions in the
assembly language code). The number of instructions available are given by equations 1
and 2:

RX: # Instructions / Interrupt = 
$$\frac{F_{OSC}}{32 \cdot R}$$
 [1]

TX: #Instructions / Interrupt = 
$$\frac{F_{OSC}}{8 \cdot R}$$
 [2]

F<sub>OSC</sub> is the MCU clock frequency, and R is the data rate. The integer number closest to the value given by the equation will give the most exact interrupt timing.

 Select the Rate\_RX and Rate\_TX values. These values determine the clock division ratio between the MCU clock frequency and the MCU timer. The possible values are 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128 and 1/256. The ratios Rate\_RX and Rate\_TX should be as small as possible in order to give as good timing accuracy as possible.

$$TIMING_RX = 256 - (\#Instructions / Interrupt - 12) \cdot Rate_RX$$
 [3]

TIMING 
$$TX = 256 - (\#Instructions / Interrupt - 13) \cdot Rate TX$$
 [4]

The constants in the above equations are used to compensate for the time spent between the triggering of the timer interrupt and the resetting of the timer. If the code is modified so that resetting the timer occurs sooner or later, these constants must be modified. For instance, the C-code version uses 63 instructions for TX and 64 instructions for RX. Determining the values for these constants is done most easily by using a simulator and examining the instruction cycle counter.

 In the end, we must check some conditions. TIMING\_RX and TIMING\_TX must be between 0 and 256. If the values do not satisfy these conditions, the next larger values of Rate\_RX or Rate\_TX must be chosen, and new TIMING\_RX and TIMING\_TX must be calculated.

#### Example:

MCU clock frequency F<sub>OSC</sub>=16 MHz

Data rate: R=1200 bps

Equations 1 and 2 give the results:

RX: #Instructions / Interrupt = 417 (416.67) TX: #Instructions / Interrupt = 1667 (1667.67)

Rate\_RX should be as low as possible. We try ½, this results in TIMING\_RX=53.5. This is not an integer number, we therefore round it to the closest possible integer, giving TIMING\_RX=54. This number satisfies the conditions.

Rate\_TX should also be as low as possible, but values of 1/2 and 1/4 result in negative values for TIMING\_TX, and should not be used. Setting Rate\_TX=1/8 results in TIMING\_TX=49.25. We round this to the nearest integer, giving us a final value for TIMING\_TX=49.



SWRA083 Page 13 of 45



The final results are then:
TIMING\_RX=54 (0x36)
TIMING\_TX=49 (0x31)
Rate\_RX = 1/2 (0xD0, see Microchip datasheet)
Rate\_TX = 1/8 (0xD2, see Microchip datasheet)

### Software implementation

The program is available in two versions; an assembly language version and a version written in 'C'. The 'C' version is included as it is easier to read and understand, but Chipcon recommends using the assembly language version for performance reasons. All timing values given relate to the assembly language code. The timing of the 'C' version will vary according to optimisation settings and compiler settings. In our tests, using IAR's C-compiler with all speed optimisations turned on, we managed to get the C routine to receive at 2400 bps using a 20 MHz oscillator clock for the PIC.

Both versions use the same algorithm, making it easy to refer to the 'C' version if the assembly version is difficult to understand.


### **Algorithm flowcharts**

When the MCU is reset, the main program starts executing. The main part of the program first sets up I/O ports, then it runs ModeDecision. If the PD pin is high, the program configures the CC400/CC900 for power-down mode and the MCU goes into sleep mode. It will awaken when either the PD or the RX\_TX pin changes state. If the PD pin is low, the program checks the RX\_TX pin. If it is high, the program enters TX mode, configures the CC400/CC900 for transmission, and configures the DIO pin as outgoing. If the RX\_TX pin is low, the program enters RX mode, configures the CC400/CC900 for receive, and configures the DIO pin as incoming.



SWRA083 Page 14 of 45





### Figure 5 Main program algorithm

Configuring the CC400/CC900 is done using the CLOCK, PDATA and STROBE pins, a full configuration consists of 8 words of 16 bits each. The register values for each mode should be calculated using SmartRF Studio, and the user can then paste in the proper values into the constant declarations. In the 'C' version, the configuration data resides in three constant arrays, RX\_CONFIG[], TX\_CONFIG[] and PD\_CONFIG[]. In the assembly language version, the value of each register resides in two constants for each mode. For example, the value of the A register in TX mode is located in A\_TX\_H\_val and A\_TX\_L\_val. The 8 most significant bits reside in A\_TX\_H\_val, and the 8 least significant bits in A\_TX\_L\_val. The data is sent with the most significant bit first.


When the configuration is done, the program enters the main program loop. This is typically where user code will be added. As written, the main loop merely writes the synchronisation status onto the SYNC pin.

In RX and TX mode, the main program loop will be interrupted when interrupts occur. If either the RX\_TX or PD pin changes value, the ModeDecision routine will be executed, and the software changes mode. If a TMR0 interrupt occurs, the software will execute the RX or TX timer interrupt handler according to which mode is active.



Page 15 of 45





### Figure 6 Interrupt handling

In TX mode 2 timer interrupts occur during one bit period. If Number is 0, the interrupt is the first one this bit period. The CLK\_OUT pin is set high, the DATA\_IN pin is read and stored in the Read variable. The DIO pin is set to the same value as DATA\_IN, and Number is set to 1 This is the first baud of the Manchester coded signal. If Number is 1, the interrupt is the second this bit period. The CLK\_OUT pin is cleared, the DIO pin is inverted and Number is set to 0. This represents the second baud of the Manchester coded signal. At the end of the TX interrupt handler, T0IF is cleared. This bit indicates that a TMR0 interrupt has occurred, and must be cleared before returning from the interrupt.




Figure 7 Timer interrupt in TX mode

In RX mode 8 timer interrupts occur during one bit period. Each time a timer interrupt occurs, a sample is taken of the DIO pin. The last two calculated values of A are stored in variables An1 and An2. These values are used for resynchronisation. A new value for A is then calculated. The Sample variable (called R in the assembly version) is used as a counter, and contains the number of the current sample. Resynchronisation is done by adjusting the value





of this variable, and can be done once per bit. The ResyncEnable variable (called R\_ENABLE in the assembly version) is one when resynchronisation is to be performed. Resynchronisation is done at the start of each bit. Because of resynchronisation, Sample (R) can be 0 during two consecutive interrupts, and the ResyncEnable(R\_ENABLE) variable is therefore needed to ensure that only one resynchronisation is done per bit.

When Sample (R) is equal to 3, we are in the middle of the bit, and the CLK\_OUT pin is set high. The DATA\_OUT pin is valid when the CLK\_OUT pin is set low, which occurs at the start of each bit.


When Sample (R) is equal to 7, an entire bit has been sampled. The program then checks the Sync variable. This flag is set if the system has been synchronised. As long as Sync is 0, no data is sent on the DATA\_OUT pin, and the CLK\_OUT pin remains high. If Sync is 0, the system attempts to synchronise itself. The system must a certain number of successive signals over a certain level. The value A\_LIMIT2 defines the required level A must exceed, and can easily be changed in the code. COUNT\_LIMIT defines the number of successive '1's the system requires before it is synchronised. As a worst case, the system can require 4+COUNT\_LIMIT consecutive 1's before it is synchronised.

When Sample (R) is equal to 7 and Sync is set to 1, the software checks signal quality. If A is to close to the centre of possible values, the signal is regarded as being a poor-quality Manchester coded signal (both chips are equal), and the BitErrors variable is increased. If the value of this variable equals BIT\_ERROR\_LIMIT, the system has received BIT\_ERROR\_LIMIT number of bad bits in a row, and the software sets Sync to 0, requiring the software to synchronise on a preamble of 1's again. This part of the code can be removed if the transmitter will be transmitting continuously, but in a typical system it is useful to determine if the receiver is receiving valid data or not.

After the data quality check, the data decision itself is performed. If A is larger than A\_LIMIT, the signal received is a '1', and the DATA\_OUT pin is set high. If the signal is equal to or lower than A\_LIMIT, the signal received is a '0', and the DATA\_OUT pin is set low. The Sample (R) variable is set to 0, and the ResyncEnable (R\_ENABLE) flag is set, indicating the a resynchronisation should be performed at the next interrupt.



SWRA083 Page 17 of 45



### Figure 8 Timer interrupt in RX mode

When the ResyncEnable (R\_ENABLE) flag is set, resynchronisation is performed. Normally the Sample (R) variable is increased by 1 every timer-interrupt, but resynchronisation can cause it to be increased by 2 or remain unchanged. This will make the next bit decision come earlier or later in time, respectively. At the time resynchronisation is performed, the value of A that was valid at the last bit decision is stored in variable Rn1. The values of A just before and just after the decision are stored in An2 and An0 (A), respectively. The resynchronisation is based on these values. If the timing is correct, An1 should be larger than the other two if a 1 was received, and lower if a 0 was received. If not, a resynchronisation may be necessary. If two or more of the values are the same, no resynchronisation is performed. The figure below





shows the different possibilities for the three values of A. The arrow indicates the time for the next bit decision, while the line in the middle (An1) is the time for the last decision. The algorithm differs slightly when the MCU is not synchronised. This is done to ensure that bit decisions will occur at maxima and not minima (synchronisation on 1's).




Figure 9 Resynchronization algorithm





### Example source code - C version

```
Application note 008
   Oversampling and data decision for the CC400/CC900
                 AN 008.c
   Microcontroller:
                   Microchip PIC16F87x or compatible
                   By changing hardware- and compiler-dependant code,
                   this code can be used with any C compiler.
                   Code was developed and tested using \overline{\text{IAR}}\ \text{'s C} Compiler for
                  mid-range PIC MCUs and a PIC16F877 MCU.
   Author:
                 Code written by Karl H. Torvmark based on an assembly
                 language program by Kjell Tore Heien.
                 Chipcon AS +47 22 95 85 44
   Contact:
               wireless@chipcon.com
       DESCRIPTION
^{\prime\star} This code implements oversampling of the output signal from a CC400/
^{\prime \star} CC900 RF-transceiver. The output signal from the transceiver is coded in
/* Manchester format. The MCU converts this signal to an NRZ signal by
^{\prime} taking 8 samples per bit. Signal decision is by majority vote based on
/* these samples, filtering out noise.
^{\prime \star} The MCU is also used during transmission. The MCU then reads NRZ-coded
/\star data, and passes it on to the RF transceiver in Manchester format.
/* A power down mode is also implemented. The MCU puts the CC400/CC900 into
/* power down mode, then puts itself to sleep. It will awaken on a mode
/st change. Mode changes are controlled by setting the RX TX and PD pins.
/* The MCU configures the CC400/CC900 for the appropriate mode by sending
/* it configuration data on the PDATA/CLOCK/STROBE pins.
/* This code must be adapted to fit the user application. Transmission
/* rates and RF configuration data can be changed by changing the
/* appropriate constants. The values for the configuration data should be
/* calculated using SmartRF studio, and pasted into the source code.
/\star As written, the MCU merely functions as a protocol translator between
/\star an application circuit communicating using NRZ data, and the RF chip
/* using Manchester coding. In a typical application, the MCU will have
/\!\!\!\!\!^\star other functions, this must be added to the software. This software as
/\star written does not insert the required preamples in front of data
/\star messages, this is left to the application circuit or to additional
/* software written by the user.
/***********************
/* Implementation
/* An assembly language version of this program also exists. Chipcon
/* recommends using the assembly version rather than this C program, as the
/* assembly language program is faster and provides better timing.
/* This 'C' version of the software was written to make it easier for the
/* customer to understand the logic behind the algorithm.
/* However, for low baud-rates (1200 bps or lower), the 'C' version is fast */
/* enough to be useable.
/* This code was written and tested using the IAR C compiler for PIC16x MCUs*/
/* It was tested using a PIC16F877. The program should be easy to port
```

 $^{\prime \star}$  to other PIC MCUs by changing the I/O port definitions.

 $/\star$  For maximum performance, it should be compiled using maximum speed



/\* optimisation in the compiler.

SWRA083 Page 20 of 45



```
/* Mode configuration:
                                    MODE
       * PD * RX TX
       Receive mode (RX)
                                   Receive mode (NA)
Power-down mode (PD) *
    Timing in TX mode:
       CLK OUT
       DATA_IN pin (NRZ) | b1| b2| b3| b4| b5| b6| b7| b8| b9| DATA_IN pin read R R R R R R R R R R
       Timing in RX mode:
       DIO pin (Manchester)
                                CLOCK_OUT pin
#include "io16f877.h"
                                     /* Includes I/O definitions for 16F877 */
#include "inpic.h"
                                     /* Includes PIC intrinsic functions
/* Definitions for boolean expressions */
#define TRUE (1==1)
#define FALSE !TRUE
                  PORTB User interface
CLK_OUT Clock out
DATA_IN Data in (TX mode)
DATA_OUT Data out (RX mode)
unused
PD System configuration (1=Power down)
RX_TX System configuration (1=RX, 0=TX)
unused
unused
/* Overview of port usage:
    PORT:
   pin 0
   pin 1
   pin 2
   pin 3
   pin 4
   pin 5
   pin 6
   pin 7
                   unused
               PORTC
PDATA
CLOCK
STROBE
DIO
SYNC
                                 Communication with CC700/CC900
    PORT:
   pin 0
                                 Configuration pin
   pin 1
                                 Configuration pin
   pin 2
                                  Configuration pin
   pin 3
                                  Bi-directional data pin
   pin 4
                                  Synchronisation status
   pin 5
                   unused
                   unused
                   unused
/* Pin usage definitions */
#define PDATA RC0
#define CLOCK RC1
#define STROBE RC2
#define DIO RC3
#define SYNC RC4
#define CLK OUT RB0
#define DATA IN RB1
```



SWRA083 Page 21 of 45



```
#define DATA OUT RB2
#define PD RB4
#define RX TX RB5
/* Data quality constants */
/****************************
^{\prime \star} These values can be changed to optimise the program for different data ^{\star \prime}
/* and noise characteristics.
                - Decision limit. If A is smaller than this value,
                         the signal is a logical '0', else signal is '1'
                        - Decision limit during synchronisation. If A is
                         smaller than this value signal is regarded as a
                           '0', else it is a '1'. This value should be
                          larger than A LIMIT VAL, and must be larger than
                          4.
  COUNT LIMIT VAL
                         - Sets the synchronisation length. The value
                          determines how many 1's (A>=A_LIMIT_VAL2)
                           the MCU must receive before i\overline{t} is s\overline{y}nchronised.
                          Should be >=4. The preamble sent by the
                           transmitter should be longer than this, as the \,
                          RF transceiver also needs time to synchronise.
/* A SYNC_LIMIT_HI,
/* A_SYNC_LIMIT_LO
                       - Sets the limits for a proper Manchester-coded
                          bit. If A is between these thresholds for a
                          number of bits (set by BIT_ERROR_LIMIT,
                          described below), the MCU goes out of */
synchronisation. This can be used to detect when */
                          valid data is no longer received. The MCU then
                          waits for a new preamble.
/* BIT ERROR LIMIT
                        - Determines how many invalid bits must be
                          received before the MCU loses synchronisation.
#define A_LIMIT_VAL 0x04
#define A_LIMIT_VAL2 0x05
#define COUNT_LIMIT_VAL 0x0A
#define A_SYNC_LIMIT_HI 0x05
#define A_SYNC_LIMIT_LO 0x03
#define BIT ERROR LIMIT 0x02
^{\prime\prime} These values must be changed for different combinations of bit-rate and ^{*\prime}
/* MCU clock frequency. They determine the frequency of the intermal TMR0
/st interrupt, used both in RX and TX mode. See documentation for details.
/* Fosc = 20 MHz
.
/* Data rate * TIMING RX * Rate RX * Error * TIMING TX * Rate TX * Error
/\star For other combinations of MCU clock frequencies and data-rates, see
/* application note for values and formulas.
/***********************
/* Default values
     20 MHz MCU clock, 1.2 kbps data rate
#define RATE RX 0xD0
#define RATE TX 0xD4
#define TIMING RX 0x1C
#define TIMING_TX 0xC1
```

 $^{\prime \star}$  The location of the interrupt handler vector. Must be changed for  $^{\star \prime}$ 



SWRA083 Page 22 of 45



/\* different PIC MCUs \*/
#define INTERRUPT VECTOR 0x04

```
/\!\!^* The CC400/CC900 configuration parameters can be modified here ^*/\!\!^-
/* Calculate new values using SmartRF Studio */
/* Default values:
         Chip used
                                  CC400
                                  12.000000 MHz
X-tal frequency:
/^ A, B, C, D, E, F, G, const short RX CONFIG[8] =
             \{0 \times \overline{0}02A, 0 \times 230B, 0 \times 4141, 0 \times 6771, 0 \times 8A00, 0 \times B803, 0 \times D24C, 0 \times E450\};
const short TX CONFIG[8] =
             \{0 \times \overline{0}82A, 0 \times 230B, 0 \times 4141, 0 \times 67A4, 0 \times 8A14, 0 \times B803, 0 \times D24C, 0 \times E860\};
const short PD CONFIG[8] =
             \{0x\overline{1}82A, 0x230B, 0x4151, 0x6771, 0x8A00, 0xB803, 0xD24C, 0xE860\};
/* global variables shared by main program and interrupt routine */
char ShiftReg; /* All samples are shifted into this register */
char An0; /* The current value of A */
char An1; /* The value of A one sample ago */
char An2; /* The value of A two samples ago */
char Sample; /* Number of sample within bit, between 0 and 7 */
char Sync; /* Set to 1 if SW is synchronised, 0 otherwise */
char Count; /* Counts consecutive 1's received during synchronisation*/
char ResyncEnable: /* Set to 1 if resynchronisation should be performed */
char ResyncEnable; /* Set to 1 if resynchronisation should be performed */
char Read; /* Used to store value read from DATA IN in TX mode */
char BitErrors; /* Counts number of consecutive bad bits received */
enum {TXMODE=0, RXMODE=1, PDMODE=2} Mode;
                      /* Keeps track of which mode software is in */
/* This routine initialises the MCU. Must be modified for different */
/* applications.
void Initialise (void)
   /* Clear I/O port latches */
   PORTC=0x00;
  PORTB=0x00;
   /* PORTC : Set Pin 0, 1, 2 and 4 as output, Pin 3 as input */
   /* PORT B : Set Pin 0 and 2 as output, pin 1, 4 and 5 as input */
  TRISB=0 \times 32:
 /*****************************
/* This routine sends new configuration data to the CC400/CC900.
```





```
void ConfigureCCX00(short const Configuration[8])
 char BitCounter:
 char WordCounter;
                ^{-\prime} /* This union is used to easily access the most */
 union {
                ^{\prime} significant bit of the configuration data */
   unsigned short Data;
     unsigned short :1;
     unsigned short MSB :1;
 };
 for (WordCounter=0; WordCounter<8; WordCounter++)</pre>
   Data=Configuration[WordCounter];
   for (BitCounter=0;BitCounter<16;BitCounter++)</pre>
     CLOCK=1:
     STROBE=0:
     PDATA=MSB;
     Data=Data<<1;
     CLOCK=0;
     if (BitCounter==15)
       STROBE=1;
     else
       STROBE=0;
   }
 CLOCK=1;
 STROBE=0;
 CLOCK=0;
/* This routine configures the software for RX mode. Also configures the
void ConfigureRX(void)
 TRISC=0 \times 08:
                   /* Set DIO as input */
 ConfigureCCX00(RX CONFIG);
 /* Initialise variables for RX mode */
 ShiftReg=0;
 An0=0 \times 08;
 An1=0x08;
 An2 = 0 \times 08;
 Sample=0x00;
 Count=0x00;
 ResyncEnable=FALSE;
 Sync=FALSE;
 ALimit=A_LIMIT_VAL;
 ALimit2=A_LIMIT_VAL2;
```





```
CountLimit=COUNT LIMIT VAL;
 Mode=RXMODE;
 /* Enable TMR0 interrupt */
              /* Set a short time to next interrupt */
 TMR0=0xFD:
 OPTION=RATE RX;
              /* Enable interrupts */
 INTCON=0xA8;
/* This routine configures the software for TX mode. Also configures the
/* CC400/CC900 for TX.
void ConfigureTX(void)
 TRISC=0x00;
                 /* Set DIO as output */
 ConfigureCCX00(TX CONFIG);
 /* Initialise variables for TX mode */
 Mode=TXMODE:
 Number=0:
 PORTB=0 \times 00;
               /* Clear PORTB */
 /* Enable TMR0 interrupt */
                 /* Set a short time to next interrupt */
 OPTION=RATE TX;
 INTCON=0xA8;
               /* Enables interrupts */
/***************************
^{\prime \star} This routine configures the software for PD mode. Also configures the ^{\star \prime}
void ConfigurePD(void)
 ConfigureCCX00(PD CONFIG);
 CLK OUT=0;
 DATA OUT=0;
 Mode=PDMODE;
 INTCON=0x88;
           /* Enable interrupts */
 __sleep();
             /* Put MCU to sleep */
/* Determines which mode the MCU should be in by reading the mode pins.
void ModeDecision()
 if (PD)
                /* PD has higher priority than RX TX */
  ConfigurePD();
 else if (RX_TX)
  ConfigureRX();
 else
   ConfigureTX();
^{\prime \star} Logic to resynchonise the MCU to the data stream. See documentation for ^{\star \prime}
/* details regarding the resynchronisation algorithm. Called by the RX
/* interrupt routine.
void Resync(void)
 if (An2>=An1) {
    if (An1>=An0) {
      if (An1>=ALimit) {
       if (An2==An1)
         Sample++;
```



```
else if (An1==An0)
          Sample++;
         else {
          Sample+=2;
          ResyncEnable=FALSE;
       else {
        ResyncEnable=FALSE;
     else if (Sync) {
       Sample++;
       ResyncEnable=FALSE;
       ResyncEnable=FALSE;
 else if (An1>=An0)
   Sample++;
 else {
   if (Sync) {
     if (An1>=ALimit)
      ResyncEnable=FALSE;
     else {
      Sample+=2;
      ResyncEnable=FALSE;
   else
    ResyncEnable=FALSE;
/* This routine is called when TMRO interrupts occur in RX mode. It
/\star oversamples the incoming signal and performs synchronisation and
void RXInterrupt(void)
 char OldValue;
 char NewValue;
  /st Reinitialise timer, this should be done as quickly as possible st/
 TMR0=TIMING RX;
  /* Store old values of A */
 An2=An1;
 An1=An0;
 OldValue=ShiftReg&0x01;
 NewValue=DIO;
  /* Shift new sample into shift register */
 ShiftReg=ShiftReg>>1 | ((NewValue==0)?0x00:0x80);
  /* Invert new middle bit (Manchester coding) */
 ShiftReg^=0x08;
 /* Update A according to values shifted in and out */
  ^{\prime\star} (We are really counting the number of 0's in the shift register) ^{\star\prime}
 if ((OldValue==1)&&(NewValue==0))
 if ((OldValue==0) &&(NewValue==1))
   An0--;
 if ((ShiftReg\&0x08) == 0)
   An0++;
 else
   An0--;
 /* Update clock at the appropriate time */
 if (Sync) {
   if (Sample==3)
```



```
CLK OUT=1;
    if (Sample==7)
      CLK OUT=0;
  if (ResyncEnable) {
    /* Resync */
   Resync();
  else if (Sample==7)
    /* Finished with entire bit */
    /* Are we in sync? */
    if (Sync) {
      /* Check if this is an invalid Manchester bit. If it is, *//* increase the BitErrors count. If not, clear the count */ if ((AnO<=A_SYNC_LIMIT_HI)&&(AnO>A_SYNC_LIMIT_LO)) {
        BitErrors++;
        if (BitErrors==BIT ERROR LIMIT) {
          Sync=FALSE;
          BitErrors=0;
      else
        BitErrors=0;
      /* Output data */
DATA_OUT=(An0>ALimit);
      CLK \overline{O}UT=0;
      Sample=0;
      ResyncEnable=TRUE;
      /* We are not in sync, synchronise */
      Sample=0;
      if (AnO>=ALimit2) {
        if (Count==CountLimit)
          Sync=TRUE;
        Count++;
        ResyncEnable=TRUE;
      else {
        Count=0;
        ResyncEnable=TRUE;
  else
    /* Ready for next sample */
    Sample++;
  /* Must clear interrupt flag before returning from interrupt */
^{\prime\star} This routine is called when TMRO interrupts occur in TX mode. It outputs ^{\star\prime}
void TXInterrupt(void)
  /\star Reinitialise timer, this should be done as quickly as possible \star/
  TMR0=TIMING TX;
  if (Number = 0) {
    /* First baud in bit */
    CLK OUT=1;
    Read=DATA IN;
    DIO=Read;
    Number=1;
  else {
    /* Second baud in bit */
    CLK OUT=0;
```





```
DIO=~Read;
   Number=0:
 ^{'}/^{*} Must clear interrupt flag before returning from interrupt ^{*}/
^{\prime \star} This code is called every time an interrupt occurs. If a mode pin has ^{\star \prime}
^{\prime} changed status, the software is initialised to the new mode. Otherwise,
/* a TMR0 interrupt has occured, and the handling routine appropriate to
/* the current mode is called.
#pragma vector=INTERRUPT VECTOR
 interrupt void InterruptHandler (void)
 if (RBIF) {
   /* Mode bits have changed */
   RBIF=0;
   ModeDecision();
   /\star Must have been the timer interrupt \star/
   switch(Mode) {
     case RXMODE : RXInterrupt();
         break;
     case TXMODE : TXInterrupt();
         break;
 }
/* Main program. The MCU is initialised and put into the correct mode. The */
/* software then goes into an infinite loop. User code will typically be
/* inserted here. By default, the only thing the software does is indicate
/* synchronised/not synchronised status on the RC4 pin
void main(void)
 Initialise();
 ModeDecision();
 while (TRUE) /* Loop forever */
 {
/* Main loop of program here */
 if(Sync)
 else
   SYNC=0;
```





### Example source code - assembly version

```
APPLICATION NOTE 008
       Oversampling and data decision for the {\rm CC400/CC900}
                    AN 008.asm
      Microcontroller:
                     Microchip PIC16F87x or compatible
                      Can be adapted to all mid-range
                      PIC controllers with enough program
                      memory by changing I/O definitions
                     Code originally written by Kjell Tore Heien
      Author:
                     Modified by Karl H. Torvmark
                     Chipcon AS +47 22 95 85 44
      Contact :
                     wireless@chipcon.com
                    1.2 - 2001-08-14
       Version :
General:
       This code oversamples the output signal from a
       CC400/CC900 RF-transceiver. The output signal is coded
       in Manchester format, the MCU converts to NRZ format by
      taking 8 samples/bit. Signal decision is based on the majority of these samples, so noise will be filtered out.
      The MCU can also be used to transmision. The MCU reads NRZ
      signals, sending it to the transceiver in Manchester format.
       The configuration of CCX00 is done by the MCU, with three
       possible modes, Transceive(TX), Receive (RX) and Power Down (PD)
       In PowerDown mode, both the transceiver and MCU are powered
       The code needs to be changed to fit the application. The values
       for the configuration registers in CCX00 must be calculated in
       SmartRF Studio for the actual parameters and copied into the code.
       (A_RX_H_val to H_PD_L_val)
       Also some timing variables must be changed to match the data rate (TIMING RX, TIMING TX, Rate_RX and Rate_TX). See application note for formulas and values.
  Resources:
      Program memory: 428 words
I/O pins: Port B pins 0,1,2,4 and 5
Port C pins 0,1,2,3 and 4
Peripherals: TMR0
  Mode configuration:
       ***********
       * PD * RX TX
       *******************
       Timing in TX mode:
                             /_\ /_\ /_\ /_\ /_\ /_\ /_\ /
      CLK OUT
       DATA IN pin (NRZ)
                            | b1| b2| b3| b4| b5| b6| b7| b8| b9|
```



SWRA083 Page 29 of 45



```
DATA IN pin read
                            RRRRRRRR
;
       Timing in RX mode:
       DIO pin (Manchester)
                               CLOCK OUT pin
       DATA OUT pin
                                    Bit 1
                                                    Bit 2
                                                              | Bit 3 ...
; This part gives names to predefined MCU registers
; Overview of ports:
                    PORTB
CLK_OUT
DATA_IN
       PORT:
                                    - User interface
                                   - Clock out
- Data in (TX mode)
       pin 0
       pin 1
       pin 2
                     DATA_OUT
                                     - Data out (RX mode)
                    unused
PD
RX_TX
unused
       pin 3
                                    - System configuration (PD(1))
- System configuration (RX(1)/TX(0))
       pin 4
       pin 5
      pin 6
      pin 7
                      unused
                  PORTC
PDATA
CLOCK
STROBE
DIO
SYNC
       PORT:
                                     - Communication with CC700/CC900
      pin 0
                                   - Configuration pin
      pin 1
                                     - Configuration pin
                                   - Configuration pin
- Configuration pin
- Bi-directional data pin
- Synchronisation status
      pin 2
       pin 3
                      SYNC
       pin 4
       pin 5
                      unused
       pin 6
                      unused
pin 7
                      unused
#define OPTION REG
                      0x01
#define TMR0
#define PCL
                              0x02
#define STATUS
                      0x03
#define CARRY
#define Z
#define RP0
#define RP1
#define PORTB
                        0x06
#define CLK OUT
#define DATA_IN
#define DATA_OUT
#define PD
#define RX TX
                        0x07
#define PORTC
#define PDATA
                        0
#define CLOCK
#define STROBE
#define DIO
#define TRISB
                        0x06
#define TRISC
#define INTCON
#define RBIF
#define INTF
#define TOIF
                        2
#define RBIE
#define TOIE
#define GIE
```

; This part gives names to variables and status registers  $% \left( 1\right) =\left( 1\right) \left( 1\right) \left($ 





```
; mapped in the general purpose registers
#define X
                        0 \times 2.0
                       0x22
#define A
                       0x23
0x24
#define An1
#define An2
#define A_LIMIT
                       0x25
                   0x2F
0x2F
#define A_LIMIT2
#define COUNT
#define R
                        0x26
#define COUNT_LIMIT 0x28
#define CONTROL 0x29
#define CONTROL
#define R ENABLE
#define S\overline{Y}NC
#define CONF LOOP
#define TEMP1
                        0x2A
                       0x2B
#define TEMP2
                        0x2C
#define INPUT
                       0x2D
#define DI
#define MODE
                       0
0x2E
#define RXTX
#define NUMBER
#define READ
#define CONFIG REG 0x40
#define TABLE_PT 0x41
#define REG_COUNTER 0x42
#define BIT COUNTER 0x43
#define BIT ERRORS
; Status flags in registers are defined as follows :
; CONTROL (address 0x29)
; Bit number Flag ; 0 R ENABLE
              SYNC
CONF LOOP
              unused
unused
       3
       4
              unused
       6
              unused
              unused
; INPUT (address 0x2D)
; Bit number Flag
      0
              unused
unused
     3
              unused
              unused
              unused
              unused
              unused
; MODE (address 0x2E)
; Bit number Flag
      0
              RXTX
       1
              NUMBER
              READ
unused
              unused
              unused
              unused
; Configurations value for CC700/CC900, given by SmartRF Studio ; These values must be changed to match the application.
; The 3 most significant bits of A RX H val contain the address of register A ; in the CC700/CC900. The rest of \overline{A}_L R \overline{X}_L H val contains the 5 bits in
; register A for RX mode. A RX L val contains the 8 least significant bits of
```





```
; register A (Similar for register B-H).
 ; Default values:
           Chip used :
                                         CC400
12.000000 MHz
0x00
                                 0x2A
                              0x2.
0x0B
                                 0x41
                                 0x41
                                0x67
                                  0x71
                                0xB8
                                 0x03
0xD2
                                0x4C
0xE4
                                  0x50
 H_RX_L_val
                     EQU
0x08
0x2A
                                0x23
                                  0x0B
                                  0x41
                                  0x41
                                0x67
-___vai EQU
E_TX_H_val EQU
E_TX_L_val EQU
F_TX_H_val EQU
F_TX_L_val EQU
G_TX_H_val EQU
G_TX_L_val EQU
H_TX_H_val EQU
H_TX_L_val EQU
H_TX_L_val EQU
                                  0xA4
                                 0x8A
                                  0x14
                                  0x03
                                 0xD2
                                 0x4C
                              0xE8
                                 0x60
A_PD_H_val EQU
A_PD_L_val EQU
B_PD_H_val EQU
B_PD_L_val EQU
C_PD_H_val EQU
C_PD_L_val EQU
D_PD_L_val EQU
D_PD_L_val EQU
D_PD_L_val EQU
E_PD_H_val EQU
E_PD_H_val EQU
E_PD_H_val EQU
E_PD_H_val EQU
E_PD_H_val EQU
                                0x18
0x2A
                                 0x23
                                  0x0B
                                 0x41
                                 0x51
                                 0x67
                                 0x71
                    EQU
EQU
EQU
                                 0x8A
 E PD L val
                                  0x00
 F_PD_H_val
                                0xB8
 F PD L val
                       EQU
                                  0x03
 F_PD_L_val
G_PD_H_val
                    EQU
EQU
EQU
EQU
                                 0xD2
 G_PD_L_val
H_PD_H_val
                                  0x4C
                                  0xE8
 H PD L val
                     EQU
                                  0×60
```

; These constants must not be changed  $% \left\{ 1\right\} =\left\{ 1$ 



SWRA083 Page 32 of 45



```
*****************************

        TABLE_PT_val
        EQU
        0x00

        SAMPLE_HALF
        EQU
        0x03

        SAMPLE_ALL
        EQU
        0x07

                    0x00
; These values must be changed when using different combinations of bit-rates
; and MCU clock frequencies. Sets the period of the internal TMRO interrupt,
; used in both RX- and TX mode.
; # Use one NOP instruction in end interrupt RX, otherwise remove it.
; For other combinations of MCU clock frequencies and data-rates, see
; application note for values and formulas.
; Default values
    20 MHz MCU clock, 1.2 kbps data rate
                 EQU
                      0x02
TIMING RX
               EQU 0x7F
TIMING TX
                 EQU
Rate_RX
                      0xD0
                    0xD3
Rate TX
                 EOU
; These timing values values can be changed to optimize synchronisation and
; data decision for a given application
      A_LIMIT_val
               - Decision limit, if A is smaller than the
                  value, signal is 0, else signal is 1
                     - Decision limit while synchronising, if
                  A is smaller than the value, signal is
                  0, else signal is 1 (Must be >=5)
     COUNT LIMIT val
                      - Decides how long the synchronisation
                  part should be. The value indicates how many 1's (A=>A_LIMIT_val2) the MCU must receive before it is synchronised (Should be >=4)
     A SYNC_LIMIT_hi,
A_SYNC_LIMIT_lo - If A>lo and A<hi for SYNC_LOSS_LIMIT bits, the
                  receiver declares loss of synchronisation
     BIT_ERROR_LIMIT_val
- How many low-quality bits are
                  accepted before sync is lost
EQU 0x04
EQU 0x05
COUNT_LIMIT_val2 EQU 0x05

COUNT_LIMIT_val EQU

A_SYNC_LIMIT_hi EQU

A_SYNC_LIMIT_lo

BIT_EPPOP_TTTT
                            0x05
A_SYNC_LIMIT_lo EQU
BIT_ERROR_LIMIT_val EQU 0x02
```



SWRA083 Page 33 of 45



```
*****************************
           ORG 0 \times 00 ; Location of reset vector GOTO main ; After reset, go to main p
ORG 0X04 ; Location of interrupt vector interrupt: GOTO ServiceInterrupt ; If interrupt->go to ServiceInterrupt 0RG 0x50
reset:
                                         ; After reset, go to main program
main:
        BCF STATUS, RP0
BCF STATUS, RP1 ; Select Bank0
CLRF PORTC ; Clear output data latches
CLRF PORTB ; Clear output data latches
BSF STATUS, RP0 ; Select Bank1
MOVLW 0x08 ; PORTC: Pin 0, 1 og 2 as output
; (PDATA, CLOCK and STROBE)
MOVWF TRISC ; PORTC: Pin 3 as input (DIO)
MOVLW 0x32 ; PORTB: Pin 0 og 2 as output
; (CLK OUT and DATA_OUT)
MOVWF TRISB ; PORTB: Pin 1, 4 og 5 as input
; (DATA_IN, RX/TX and PD)
BCF STATUS, RP0 ; Select Bank0
GOTO mode_decision ; Go to mode_decision
                STATUS, RPO
; Interrupt handler
           ServiceInterrupt:
        BTFSC INTCON, RBIF ; Check if external interrupt ; (PD or RX/TX)

GOTO mode_decision ; If external interrupt ->
                                         ; go to mode decision
interrupt internal:
        BTFSC MODE, RXTX ; Check if system was in RX/TX-mode ; before interrupt

GOTO mode_RX_routine ; If RXTX=1 ->go to mode_RX_routine GOTO mode_TX_routine ; If RXTX=0 ->go to mode_TX_routine
mode decision:
               PORTB, 0 ; Read PORTB

TEMP ; Store PORTB in TEMP

TEMP, 4 ; Check PD

mode_PD ; If PD=1 -> go to mode_PD

TEMP, 5 ; Check RX_TX

mode_RX ; If RX_TX=1 ->go to mode_RX

mode_TX ; If RX_TX=0 ->go to mode_TX
         MOVF
         MOVWF
         BTFSC
         BTFSC
         GOTO
         COTO
; Initialisation of the RX-mode. The CC700/CC900 is configured and registers
; used in MCU are initialised. The {\tt TMR0-interrupt} is scaled for the correct
; data-rate, and enabled. Waits for interrupt.
mode RX:
               STATUS, RPO ; Select
TRISC, DIO ; PORTC
STATUS, RPO ; Select BankO
                                      ; Select Bank1
; PORTC: Set DIO-pin as input
         BSF
         BSF
         BCF
CCX00_config_RX:
                                          ; Download configuration to CCX00 with
                                          ; CLOCK, PDATA og STROBE (table
```



SWRA083 Page 34 of 45



```
; look-up: TABLE RX)
            MOVLW TABLE PT val
                                                          ; TABLE PT initialy set to 0 ->
            MOVWF TABLE_PT
                                                           ; Shows where in the table to look up
                                                            ; (From 0 to 15).
            CLRF REG COUNTER
                                                           ; Counts the registers configured in
                                                            ; CC700/CC900 (8 16bit registers).
                       ; Initially 0.

CONTROL, CONF_LOOP ; Two loops are used.
; CONF_LOOP=0 -> loop_inner_RX_1
; CONF_LOOP=1 -> loop_inner_RX_2
PORTC, STROBE ; Set STROBE=0
; Set STROBE=0
; Set STROBE=1
            BCF
                      PORTC, STROBE PORTC, CLOCK
            BCF
             BSF
                                                                         ; Set CLOCK=1
loop outer RX:
                                                           ; This loop reads values from TABLE RX
                                                          ; INIS 100P reads values from TABLE |
; and stores them in CONFIG REG.
; Clear BIT COUNTER. Counts the bits
; read from CONFIG REG.
; Look-up table
; Value read from TABLE RX is
            CLRF
                     BIT COUNTER
                        Table RX
            CATIL
            MOVWF CONFIG REG
                                                            ; stored in CONFIG_REG
            INCF TABLE PT, 1
                                                          ; Increment table pointer. Read next
            ; register next time.

BTFSC CONTROL, CONF_LOOP ; Checks which loop to execute

GOTO loop_inner_RX_2 ; CONF_LOOP=0 -> loop_inner_RX_1.
                       CONTROL, CONT_.
loop_inner_RX_2
                                                            ; CONF_LOOP=1 -> loop_inner_RX_2
                                                            ; Used for _H regisers from table. ; MSB of CC700/CC900 registers
loop inner RX 1:
                                                            ; Rotate CONFIG_REG.
            RLF CONFIG REG, 1
                                                            ; Most significant bit moves to CARRY
           ; Most significant bit moves to CARRY

BSF PORTC, PDATA; Check if PDATA should be high

; Th high -> Set PDATA=1

BTFSS STATUS, CARRY; Check if PDATA should be low

BCF PORTC, PDATA; Check if PDATA should be low

BCF PORTC, CLOCK; Set CLOCK=0. For 50% duty cycle

; configuration clock -> Include 4 NOP

INCF BIT_COUNTER, 1; read.
                                                            ; read.
                                                 ; Set CLOCK=1
                        PORTC, CLOCK
            BSF
                                                          ; Check if all 8 bits in register ; CONFIG_RX have been read.
            BTFSS BIT COUNTER, 3
                        loop inner RX 1
            GOTO
                                                                   ; If not all 8 bits have been read ->
                                                           ; Go to loop_inner_RX_1
            BSF
                        CONTROL, CONF LOOP
                                                            ; This loop is done. Execute
                                                            ; loop inner RX 2 next time.
            GOTO
                                                            ; If all 8 bits have been read ->
                        loop outer RX
                                                             ; Go to loop outer RX
          nner_RX_2:

RLF CONFIG_REG, 1

BTFSC STATUS, CARRY
BCF PORTC, PDATA
BCF PORTC, PDATA
BCF PORTC, PDATA
BCF PORTC, PDATA
BCF PORTC, CLOCK
INCF BIT_COUNTER, 1

BTFSC BIT_COUNTER, 3

; Used for L regisers from table.
; LSB of CC700/CC900 registers
; Rotate CONFIG_REG.
; Most significant bit moves to CARRY
; Check if PDATA should be high
; If high -> Set PDATA=1
; Check if PDATA should be low
; If low -> Set PDATA=0
; Set CLOCK=0.
; Increase BIT_COUNTER. Another bit is
; read.

BTFSC BIT_COUNTER, 3

; Check if all 8 register.
loop inner RX 2:
                                                            ; been read.
            GOTO set strobe RX
                                                            ; If all 8 bits have been read ->
                                                            ; Go to set strobe RX.
                        PORTC, CLOCK
                                                         ; Set CLOCK=1
            BSF
            GOTO loop_inner_RX_2
                                                                        ; If not all 8 bits are read ->
                                                             ; Go to loop_inner_RX_2
set_strobe RX:
           BSF PORTC, STROBE ; Set STROBE=1
BSF PORTC, CLOCK ; Set C
                                                                  ; Set CLOCK=1
            BCF PORTC, STROBE
                                                          ; Set STROBE=0
```



SWRA083

Page 35 of 45

```
; Increase REG_COUNTER. An entire 16
; bit register in the CC700/CC900 has
; been configured.

BCF CONTROL, CONF_LOOP
BTFSS REG_COUNTER, 3
; Do loop_inner_RX_1 next time
; Check if all 8 registers in
; CC700/C900 have been configured
; If not-> Go to loop_outer_RX
BCF PORTC, STROBE
BCF PORTC, CLOCK
; Set STROBE=0
; Set CLOCK=0
          INCF REG COUNTER, 1
                                                ; Increase REG COUNTER. An entire 16
init RX:
                                                           ; Give registers initial values
                                               ; X=00000000
          CLRF
          MOVLW 0x08
                                               ; A=1000 (LSB)
; An1=1000 (LSB)
; An2=1000 (LSB)
; R=000 (LSB)
          MOVWF
                   A
An1
An2
          MOVWF
          MOVWF
                    R
COUNT
          CLRF
                                               ; COUNT=000 (LSB)
          CLRF
          CLRF COUNT
CLRF CONTROL
MOVLW A LIMIT_val
MOVWF A LIMIT
MOVLW A LIMIT_val2
MOVWF A LIMIT2
                                                         ; CONTROL=00 (LSB)
                                                   ; A_LIMIT=A_LIMIT_val
                                               ; A_LIMIT2=A_LIMIT_val2
                                               ; (>4, Must not sync on 000..)
         MOVLW COUNT_LIMIT_val
MOVWF COUNT_LIMIT
CLRF INPUT
BSF MODE, RXTX
                                                ; COUNT_LIMIT=COUNT_LIMIT_val
                                                 ; INPUT=0 (LSB)
                                               ; Set RXTX=1 -> shows RX-mode after
                                                 ; TMR0-interrupt
enable_interrupt_RX:
                                                ; Enables interrupt in RX-mode
         MOVLW 0xFD
MOVWF TMR0
                                               ; Change TMRO register value (first ; interrupt after just a short while)
          BSF STATUS, RPO
MOVLW Rate_RX
MOVWF OPTION_REG
                                               ; Select Bankl
                                               ; Set TIMER0 Rate
; Select Bank0
                    STATUS, RP0
          BCF
          MOVLW 0xA8
MOVWF INTCON
                                                 ; Enables interrupts (external and
                                                  ; internal) -> GIE=1, T0IE=1, RBIE=1, ; others=0 (incl RBIF OG T01F)
wait for interrupt:
                                                 ; Update sync pin
         BTFSS CONTROL, SYNC ; If SYNC bit is set,
BCF PORTC, 4 ; set SYNC pin
BTFSC CONTROL, SYNC ; If SYNC bit is cleared,
                   PORTC, 4
                                                 ; clear SYNC pin
          BSF
                                             ; Loop. Wait for interrupt. ; Return here after TMR0-interrupt
          GOTO wait_for_interrupt
; Each time an interrupt occurs, the DIO-pin is sampled.
; 8 interrupts (samples) per bit. Resynchronisation is done after each bit.
                                                ; TMR0-interrupt routine in RX-mode
mode_RX_routine:
         MOVLW TIMING_RX
MOVWF TMRO ; TMRO=TIMING_TX
BCF INPUT, DI ; Clear DI bit in INPUT-register
BTFSC PORTC, DIO ; Check DIO-pin
BSF INPUT, DI ; If DIO=1 -> DI=1
```



SWRA083 Page 36 of 45



```
MOVF An1, 0
MOVWF An2
MOVF A, 0
MOVWF An1
store_two_last_A:
                                                                                                                     : Store two last values of A
                                                                                                                     ; An2=An1
                                                                                                                     ; An1=A
                        te A: ; Calculate new A

BCF STATUS, CARRY ; Clear CARRY

BTFSC INPUT, DI ; Check DI (DIO-pin)

BSF STATUS, CARRY ; If DIO was 1 -> CARRY=1

RRF X, 1 ; Shift DIO value into X (from right)
calculate A:
                       MOVLW 0X08

XORWF X, 1 ; Inverts bit nr 4 in X

BTFSS X, 7 ; If X7=0 -> Increment A

INCF A, 1
                                              STATUS, CARRY
                        BTFSS
                                                                                                                   ; If CARRY=0 -> Decrement A
                        DECF A, 1
BTFSC X, 3
                                                                                                                      ; If X3=1 -> Decrement A
                         DECF
                                                  A, 1
                         BTFSS X, 3
                                                                                                                        ; If X3=0 -> Increment A
                         INCF
                                                 A, 1
sample_number:
                        number:
BTFSC CONTROL, R_ENABLE ; Check if R_ENABLE=1
GOTO resync ; If R_ENABLE=1 -> Go to resync
MOVF R, 0
XORLW SAMPLE_ALL ; R xor 00000111
BTFSC STATUS, Z ; Check if R=111
GOTO sync ; If R=111 -> Go to sync
                        GOTO SYNC
MOVF R, 0
XORLW SAMPLE_HALF ; R xor 00000011
BTFSC STATUS, Z ; Check if R=011
BSF PORTB, CLK_OUT ; If R=01
TNCF R, 1 ; R=R+1
                                                                                                                        ; If R=011 -> Set CLK OUT =1
                                                 end_interrupt RX
                         COTO
sync:
                                                 CONTROL, SING

sync_ok
A_LIMIT2, 0
A, 0 ; A-A_LIMIT2

TEMP ; Store difference in TEMP
; Check if TEMP is
(A>/<A_LIMIT)
                         BTFSC CONTROL, SYNC ; Check SYNC-bit in CONTROL-register
                         GOTO
                                                                                                                                            ; If SYNC=1 -> Go to sync ok
                         MOVF
                        SUBWF A, 0
MOVWF TEMP
BTFSS TEMP, 7
                                                                                                                                                ; Check if TEMP is pos/neg
                                                                                                             ; Check II TEMP IS posyneg
; (A>/<A LIMIT)
; If A>=A LIMIT2 (DIO=1) -> Go to
; sync A upper
; If A<A LIMIT -> clear COUNT
                        GOTO sync_A_upper

CLRF COUNT
CLRF R
                                             R ; Clear R CONTROL, R_ENABLE ; Set R_ENABLE=1
                         CLRF
                         GOTO
                                              end interrupt RX
                      ### Company Co
                                                                                                                    ; Detect loss of sync
sync_ok:
                                                                                                                    ; Signal is not OK
                       ; Signal is not UK
INCF BIT_ERRORS,1 ; Increase number of detected errors
MOVF BIT_ERRORS,0
                       SUBLW BIT_ERROR_LIMIT_val ; W=BIT_ERROR_LIMIT_val-BIT_ERRORS
BTFSS STATUS, Z ; Skip if zero
GOTO sync_ok2 ; Continue
```



SWRA083 Page 37 of 45



```
; Reached error limit
         BCF CONTROL, SYNC
                                                 ; Clear sync bit
signal OK:
         CLRF BIT ERRORS
                                               ; Clear errors
sync_ok2:
          SUBWF
                   A, 0
                                                 ; A-A LIMIT
                   TEMP
TEMP, 7
                                                ; Store difference in TEMP
          MOVWF
          BTFSS
                                                           ; Check if TEMP is pos/neg
                                                ; (A>/<A LIMIT)
          GOTO
                   data out high
                                                 ; If A \ge \overline{A} LIMIT (DIO=1) ->
                                                ; Go to data_out_high
; If A<A_LIMIT (DIO=1) ->
; Set DATA_OUT=0
                   PORTB, DATA OUT
          BCF
                     PORTB, CLK_OUT ; Set CLK_OUT=0
R ; Clear R
CONTROL, R_ENABLE ; Sett R_ENABLE=1
                     PORTB, CLK_OUT
          BCF
          CLRF
          BSF
          GOTO
                     end interrupt RX
data_out_high:
                     PORTB, DATA_OUT PORTB, CLK_OUT
                                                ; Set DATA_OUT=1
          BSF
          BCF
                                              ; Set CLK; Clear R; Set R_ENABLE=1; (resur-
                                                           ; Set CLK OUT=0
          CLRF
          BSF
                     CONTROL, R_ENABLE
                                                 ; (resync next interrupt)
          NOP
          GOTO
                    end interrupt RX
                                                 ; Synchronise; bit received is a 1
sync A upper:
                    COUNT, 0 ; COUNT-COUNT_LIMIT
STATUS, Z ; Z=0 if COUNT=COUNT_LIMIT
CONTROL, SYNC ; If COUNT=COUNT_LIMIT -> Set SYNC=1
COUNT, 1 ; COUNT=COUNT+1
R : Clear P
                     COUNT LIMIT, 0
          MOVF
          SUBWF
          BTFSC
          BSF
          TNCF
                    R ; Clear R CONTROL, R_ENABLE ; Set R_ENABLE=1
          CLRF
          BSF
          NOP
          GOTO
                     end interrupt RX
resync:
                    An1, 0
An2, 0
TEMP1
TEMP1, 7
          MOVF
                                              ; An2-An1 ; Store difference in TEMP1
          SUBWF
                                               ; Check if TEMP1 is pos/neg
; (An2>/<An1)
; If An2>=An1 -> Go to resync_1
          BTFSS
          GOTO
                    resync 1
                   A, 0
                                            ; An1-A
; Store difference in TEMP2
; Check if TEMP2 is pos/neg (An1>/<A)
; If An1<A -> Go to resync_2
          SUBWF
                    An1, 0
                    TEMP2
TEMP2, 7
resync_2
R, 1
          MOVWF
          BTFSC
          GOTO
          INCF
                                                ; R=R+1 (no resync)
          GOTO
                    end_interrupt_RX2
resync_1:
          MOVF
                    A, 0
                                             ; An1-A
; Store difference in TEMP2
          SUBWF
                     An1, 0
                    TEMP2
TEMP2, 7
                    TEMP2, 7 ; Check if TEMP2 is pos/neg (An1>/<A)
resync_3 ; If An1>=A -> Go to resync_3
CONTROL, SYNC ; Check SYNC-bit in CONTROL-register
R, 1 ; If SYNC=1 -> R=R+1 (no resync)
          BTFSS
          GOTO
          BTFSC
          INCF
          GOTO
                    end interrupt RX2
```

resync\_2:



SWRA083 Page 38 of 45



```
NOP
                BTFSS
         MOVF
         SUBWE
                                             ; Store difference in TEMP
; Check if TEMP is pos/neg
         MOVWE
                   TEMP
         MOVWF TEMP ; Store difference ; Check if ; Check if ; (An1>/<A_LIMIT) GOTO r_add_2 ; If not A GOTO end_interrupt_RX2
                                               ; If not An1>=A_LIMIT -> Go to r_add_2
resync_3:
                 TEMP1, 1 ; TEMP1 written to itself ; (Z is affected)
         ; (Z is affected)

BTFSC STATUS, Z ; Check if An2=An1
GOTO no_resync ; If An2=An1 -> Go_to no_resync
MOVF TEMP2, 1 ; TEMP2 written to itself
; (Z is affected)

BTFSC STATUS, Z ; Check if An1=A
GOTO no_resync ; Check if An1=A
GOTO no_resync ; If An1=A -> Go_to no_resync
MOVF A_LIMIT, 0
SUBWF An1, 0 ; A-A_LIMIT
BTFSS TEMP ; Store difference in TEMP
BTFSS TEMP, 7 ; Check if TEMP is pos/no-
GOTO r_add_2
GOTO end interrupt RX2
                                             ; Store difference in TEMP
; Check if TEMP is pos/neg
                                                    ; If An1>=A_LIMIT -> Go to r add2
         GOTO end interrupt RX2
no resync:
                                              ; R=R+1 (no resync)
                 end_interrupt RX2
         GOTO
r_add_2:
         INCF
                 R, 1
          INCF
                                             ; R=R+2 (resync)
                 R, 1
         NOP
end_interrupt_RX2:
                  CONTROL, R_ENABLE ; Set R ENABLE=0
         BCF
end interrupt RX:
                  ; Use only NOP when datarate= 9.6 kbps
INTCON, TOIF
; Set TOIF=0 -> Ready for next
; TMR0-interrupt
         BCF
         RETFIE
                                              ; Return from interrupt
; Initialisation of the TX-mode. CCX00 is configured and registers used in
; the MCU are initialised. The TMR0-interrupt is scaled for the correct data-
; rate, and enabled. Waits for interrupt.
                 STATUS, RPO ; Select Bank1
TRISC, DIO ; PORTC: Set DIO-pin as output
STATUS, RPO ; Select Bank0
         BCF
         BCF
                                            ; Download configuration to
CCX00 config TX:
                                         ; Download configuration to
; CC700/CC900 using CLOCK, PDATA
; and STROBE (table look-up: TABLE_TX)
; TABLE_PT is initially set to 0 ->
; Shows where in the table to look up
; (From 0 to 15).
; Counts the regisers configured
: in the CC700/CC900 (0 165):
         MOVLW TABLE_PT_val
MOVWF TABLE_PT
         CLRF REG_COUNTER
                                             ; in the CC700/CC900 (8 16bit
                                              ; registers). Initially 0.
         BCF CONTROL, CONF LOOP ; Two loops are used.
```



SWRA083 Page 39 of 45



```
; CONF LOOP=0 -> loop inner TX 1
                                                                ; CONF_LOOP=1 -> loop_inner_TX_2
; Set STROBE=0
                          PORTC, STROBE
             BSF
                         PORTC, CLOCK
                                                               ; Set CLOCK=1
                                                                 ; This loop reads values from TABLE TX
loop outer TX:
                                                               ; and stores them in CONFIG_REG. ; Clears BIT_COUNTER. Counts the bits
                       BIT COUNTER
             CLRF
                                                               ; read from CONFIG_REG.
             CALL Table TX
                                                               ; Look-up table
; Value read from TABLE_TX is
             MOVWF CONFIG_REG
                                                                 ; stored in CONFIG REG
             INCF TABLE PT, 1
                                                                 ; Increment table pointer.
            ; Read next register next time.

BTFSC CONTROL, CONF_LOOP; Checks which loop to execute; CONF_LOOP=0 -> loop_inner_TX_1; CONF_LOOP=1 -> loop_inner_TX_2;
                                                                 ; Used for _H regisers from table. ; MSB of CC700/CC900 registers
loop inner TX 1:
             RLF CONFIG REG, 1
                                                               ; Rotate CONFIG_REG.
                                                             ; ROTATE CONFIG_REG.
; Most significant bit moves to CARRY
; Check if PDATA should be high
; If high -> Set PDATA=1
; Check if PDATA should be low
; If low -> Set PDATA=0
; Set CLOCK=0. For 50% duty-cycle
; configuration clock -> Include 4 NOP
; Increase BIT_COUNTER. Another bit
: is read.
             BTFSC STATUS, CARRY
BSF PORTC, PDATA
             BTFSS STATUS, CARRY
             BCF PORTC, PDATA
BCF PORTC, CLOCK
             INCF BIT COUNTER, 1
                                                     ; is read.
; Set CLOCK=1
; Check if all 8 bits in register
; CONFIG_TX have been read.
                           PORTC, CLOCK
             BTFSS BIT COUNTER, 3
                         loop_inner_TX_1
             GOTO
                                                                             ; If not all 8 bits have been read ->
                                                               ; Go to loop_inner_TX_1
                                                                 ; This loop is done. Execute ; loop_inner_RX_2 next time.
                          CONTROL, CONF LOOP
             BSF
                                                                  ; If all 8 bits have been read ->
             GOTO
                        loop_outer_TX
                                                                  ; Go to loop_outer_TX
            ner_TX_2:

RLF CONFIG_REG, 1

BTFSC STATUS, CARRY
BFFSS STATUS, CARRY
BCF PORTC, PDATA
BCF PORTC, PDATA
BCF PORTC, CLOCK
INCF BIT_COUNTER, 1

BTFSC BIT COUNTER, 3

; Used for _L registers from table.
; LSB of CC700/CC900 registers
; Rotate CONFIG_REG.
; Most significant bit moves to CARRY
; Check if PDATA should be high
; If high -> Set PDATA=1
; Check if PDATA should be low
; If low -> Set PDATA=0
; Set CLOCK=0.
; Increase BIT_COUNTER. Another bit
; is read.

BTFSC BIT COUNTER, 3

; Check if all 8 registers have been
loop inner TX 2:
             BTFSC BIT COUNTER, 3
                                                                 ; Check if all 8 registers have been
                                                                 ; read.
                                                                 ; If all 8 bits have been read ->
             GOTO set_strobe TX
                                                                 ; Go to set_strobe_TX.
                          PORTC, CLOCK
             BSF
                                                               ; Set CLOCK=1
                       loop_inner_TX 2
             GOTO
                                                                              ; If not all 8 bits have been read ->
                                                                  ; Go to loop_inner_TX_2
            obe_TX:
BSF PORTC, STROBE
BSF PORTC, CLOCK
BCF PORTC, STROBE
TMCF REG COUNTER, 1
set strobe TX:
                                                              ; Set STROBE=1
                                                              ; Set CLOCK=1
; Set STROBE=0
                                                               ; Increase REG_COUNTER, an entire
; 16 bit register in the CC700/CC900
            ; 10 Dit register in the CC700/CCS; has been configured.

BCF CONTROL, CONF_LOOP; Do loop_inner_TX_1 next time; CC700/CC900 has been configured; CC700/CC900 has been configured; If not-> Go to loop_outer_TX; Set STROBE=0; Set STROBE=0; Set CLOCK=0
```



SWRA083 Page 40 of 45



```
: ; Gives registers initial values
BCF MODE, RXTX ; Set RXTX=0 -> shows TX-mode
; after TMR0-interrupt
BCF MODE, NUMBER ; Set NUMBER=0 (Decides which (of 2)
; interrupt to execute in TX-mode)
init_TX:
        CLRF PORTB
                                       ; Clear PORTB
                             ; Enables interrupt in TX-mode
enable interrupt TX:
       MOVLW 0xFC
MOVWF TMR0
                STATUS, RPO
                                      ; Select Bankl
        MOVLW
                Rate TX
        MOVLW Rate_TX
MOVWF OPTION_REG ; Set TIMER0 Rate
BCF STATUS, RP0 ; Select Bank0
        MOVLW 0xA8
MOVWF INTCON
                                        ; Enables interrupts (external and
                                        ; internal) -> GIE=1, T0IE=1, RBIE=1, ; Others=0 (incl RBIF and T01F)
        GOTO wait_for_interrupt
;******* TMR0-INTERRUPT IN TX-MODE **************************
; Two interrups occur per bit, one for each baud of the outgoing Manchester
; coded signal at the DIO-pin.
mode TX routine:
                                        ; TMR0-interrupt routine in TX-mode
       MOVIW TIMING_TX

MOVWF TMRO ; TMRO=TIMING_TX

MOVWF TMRO ; TMRO=TIMING_TX

BTFSC MODE, NUMBER ; Check which interrupt to execute

GOTO second_TX ; If NUMBER=1 -> Go to second_TX

GOTO first_TX ; If NUMBER=0 -> Go to first_TX
       first_TX:
        TX: ; Second baud

BCF PORTB, CLK_OUT ; Set CLK_OUT=0

BTFSC MODE, READ ; Check READ

BCF PORTC, DIO ; If READ=1 (DATA_IN=1) ->

; Set DIO=0 (Second baud)

BTFSS MODE, READ ; Check READ

BSF PORTC, DIO ; If READ=0 (DATA_IN=0) ->

; Set DIO=1 (Second baud)

BCF MODE, NUMBER ; Set NUMBER=0
second_TX:
end interrupt TX:
                INTCON, TOIF ; Set TOIF=0 ->
                                        ; Ready for next TMR0-interrupt
                                        ; Return from interrupt
```



SWRA083 Page 41 of 45



```
*******************************
; Initialisation of the PD-mode. The CC700/CC900 is configured and the MCU
; enters sleep mode. Only the external interrupt is enabled (mode change)
mode PD:
CCX00 config PD:
                                                ; Download configuration to CCX00
                                               ; using CLOCK, PDATA og STROBE
                                               ; (table look-up: TABLE PD)
                 TABLE_PT_val
TABLE_PT
         MOVLW
                                              ; TABLE_PT initially set to 0 ->
                                              ; Shows where in the table to look up; (From 0 to 15).
; Counts the registers configured in; the CC700/CC900 (8 16bit registers)
         MOVWF
         CLRF
                  REG COUNTER
                  ; Initially 0.

CONTROL, CONF_LOOP ; Two loops are used.
         BCF
                                              ; CONF_LOOP=0 -> loop_inner_PD_1
; CONF_LOOP=1 -> loop_inner_PD_2
                                              ; Set STROBE=0
; Set CLOCK=1
                   PORTC, STROBE
PORTC, CLOCK
         BCF
          BSF
                                               ; This loop reads values from TABLE_PD; and stores them in CONFIG_REG.
loop outer PD:
         CLRF
                  BIT COUNTER
                                               ; Clears BIT_COUNTER. Counts the bits
                                               ; read from CONFIG REG.
         CALL Table_PD MOVWF CONFIG_REG
                                               ; Look-up-table
                                                ; Value read from TABLE RX is stored
                                                ; in CONFIG REG
         INCF
                  TABLE PT, 1
                                                ; Increment table pointer.
                                                ; Read next register next time.
         BTFSC CONTROL, CONF_LOOP ; Checks which loop to execute ; CONF_LOOP=0 -> loop_inner_PD_1 ; CONF_LOOP=1 -> loop_inner_PD_2
loop_inner_PD_1:
                                                ; Used for H registers from table.
                                              ; MSB of CC700/CC900 register; Rotate CONFIG REG.; Most significant bit moves to CARRY
         RLF
                  CONFIG_REG, 1
                                              ; Check if PDATA should be high
; If high -> Set PDATA=1
; Check if PDATA should be low
; If low -> Set PDATA=0
; Set CLOCK=0. For 50% duty cycle
         BTFSC STATUS, CARRY
                   PORTC, PDATA
         BSF
                  STATUS, CARRY
         BTFSS
         BCF
                   PORTC, PDATA
         BCF
                   PORTC, CLOCK
                                               ; configuration clock -> Include 4 NOP
                                               ; Increase BIT_COUNTER. Another bit
                  BIT COUNTER, 1
         INCF
                                               ; is read.
                                              ; Set CLOCK=1
         BSF
                   PORTC, CLOCK
         BTFSS BIT COUNTER, 3
                                               ; Check if all 8 bits in register
                                               ; CONFIG_PD have been read.
                                                        ; If not all 8 bits have been read ->
                   loop_inner_PD_1
         GOTO
                                               ; Go to loop_inner_PD_1
                   CONTROL, CONF LOOP
                                                ; This loop \overline{i}s done. \overline{E}xecute
         BSF
                                                ; loop_inner_PD_2 next time.
; If all 8 bits have been read ->
         GOTO
                   loop outer PD
                                                ; Go to loop_outer_PD
                                               ; Used for _L registers from table. ; LSB of CC700/CC900 register
loop inner PD 2:
         RLF
                 CONFIG REG, 1
                                               ; Rotate CONFIG REG.
                                             , Most significant bit moves to CARRY ; Check if PDATA should be high ; If high -> Set PDATA=1 ; Check if PDATA should be low ; If low -> Set PDATA=0 ; Set CLOCK-0
         BTFSC STATUS, CARRY
                   PORTC, PDATA
         BSF PORTC, PDATA
BTFSS STATUS, CARRY
BCF PORTC, PDATA
BCF PORTC, CLOCK
INCF BIT_COUNTER, 1
                                              ; Set CLOCK=0.
; Increase BIT_COUNTER. Another bit
                                               ; is read.
         BTFSC BIT COUNTER, 3
                                                ; Check if all 8 registers have
                                                ; been read.
                                                ; If all 8 bits have been read ->
         GOTO set_strobe_PD
                                                 ; Go to set strobe PD.
```



SWRA083 Page 42 of 45



```
BSF PORTC, CLOCK ; Set CLOCK=1 GOTO loop_inner_PD_2 ; If r
                                                                                                                                                       ; If not all 8 bits have been read ->
                                                                                                                                 ; Go to loop_inner_PD_2
set_strobe_PD:
                         BSF PORTC, STROBE ; Set STROBE=1
BSF PORTC, CLOCK ; Set CLOCK=1
BCF PORTC, STROBE ; Set STROBE=0
INCF REG_COUNTER, 1 ; Increase REG_COUNTER. An entire
: 16 bit register in the CC700/CCC
                        , increase REG_COUNTER. An entire
; 16 bit register in the CC700/CC900
; has been configured.

BCF CONTROL, CONF_LOOP ; Do loop_inner_PD_1 next time
BTFSS REG_COUNTER, 3 ; Check if all 8 registers in the
; CC700/CC900 are configured
                         GOTO loop_outer_PD ; If not-> Go to loop_outer_PD BCF PORTC, STROBE ; Set STROBE=0 BCF PORTC, CLOCK ; Set CLOCK=0
                        ; Clear all output pins
CLRF PORTC ; Clear output data latches
BCF PORTB, CLK_OUT ; Set CLK_OUT=0
BCF PORTB, DATA_OUT ; Set DATA_OUT=0
init_PD:
enable_interrupt_PD:
                          MOVLW 0x88
MOVWF INTCON
                                                                                                                           ; Enables interrupt (external) ->
                                                                                                                                 ; Sets GIE=1, RBIE=1,
                                                                                                                                  ; the rest are 0 (including RBIF)
wait for interrupt PD:
                                                                                                                                  ; Wait for External interrupt on PORTB
                          SLEEP
                                                                                                                                  ; MCU in sleep mode
                                                                                                                                  ; Does nothing before an interrupt
                                                                                                                                   ; occurs
                          GOTO wait_for_interrupt_PD
; Look-up tables used for configuration of CC700/CC900
; Look-up tables used for configuration of configuration of the state 
                         ORG
                                                  0x06
                                                    0x06

TABLE PT
PCL, 1

A RX H val
A RX L val
B RX H val
C RX H val
C RX H val
D RX L val
D RX L val
E RX H val
E RX H val
E RX H val
F RX H val
F RX H val
F RX H val
F RX L val
G RX L val
H RX L val
Table RX:
                         MOVFW
                          ADDWF
                          RETLW
                                                                          H RX L val
                          ORG
Table_TX:
                         MOVFW
                                                                             TABLE PT
                                                  A_TX_.._
A_TX_L_val
B_TX_H_val
B_TX_L_val
C_TX_H_val
                                                                        PCL, 1
                          ADDWF
                          RETLW
                          RETLW
                         RETLW
                          RETLW
                          RETLW
```



SWRA083 Page 43 of 45



RETLW RETLW RETLW RETLW RETLW RETLW RETLW RETLW RETLW RETLLW RETLW RETLW RETLW	C_TX_L_val D_TX_H_val D_TX_L_val E_TX_H_val E_TX_L_val F_TX_L_val F_TX_L_val G_TX_H_val G_TX_H_val G_TX_L_val H_TX_H_val H_TX_L_val
ORG 0:	2A
Table PD:	
MOVFW	TABLE PT
ADDWF	PCL, $\overline{1}$
RETLW	A PD H val
RETLW	A PD L val
RETLW	B PD H val
RETLW	B PD L val
RETLW	C PD H val
RETLW	C PD L val
RETLW	D PD H val
RETLW	D PD L val
RETLW	E PD H val
RETLW	E PD L val
RETLW	F PD H val
RETLW	F PD L val
RETLW	G PD H val
RETLW	G PD L val
RETLW	H PD H val
RETLW	H_PD_L_val
• * * * * * * * * * * * * * * *	*****************
, END	
	**************



SWRA083



This application note is written by the staff of Chipcon to the courtesy of our customers. Chipcon is a world-wide distributor of integrated radio transceiver chips. For further information on the products from Chipcon Components please contact us or visit our web site.

#### **Contact Information**

#### Address:

Chipcon AS Gaustadalléen 21 N-0349 Oslo, NORWAY

Telephone : (+47) 22 95 85 44
Fax : (+47) 22 95 85 46
E-mail : wireless@chipcon.com
Web site : http://www.chipcon.com

#### **Disclaimer**

Chipcon AS believes the furnished information is correct and accurate at the time of this printing. However, Chipcon AS reserves the right to make changes to this application note without notice. Chipcon AS does not assume any responsibility for the use of the described information. Please refer to Chipcon's web site for the latest update.



SWRA083 Page 45 of 45