SPECIFICATION FOR LCM+CTP Module KD055HDFIA001-C001A

| MODULE: | KD055HDFIA001-C001A |
|-----------|---------------------|
| CUSTOMER: | |

| REV | DESCRIPTION | DATE |
|-----|-------------|------------|
| 1.0 | FIRST ISSUE | 2017.10.25 |
| | | |

| STARTEK | INITIAL | DATE |
|-------------|---------|------|
| PREPARED BY | | |
| CHECKED BY | | |
| APPROVED BY | | |

| CUSTOMER | INITIAL | DATE |
|-------------|---------|------|
| APPROVED BY | | |

| Part. No | KD055HDFIA001-C0 | 01A | REV | V1.0 | Page 1 of 38 |
|----------|------------------|-----|-----|------------|--------------|
| | 半 | | _ | - 柱. 小. 旦. | 口和文入 |



Revision History

| Date | Rev. No. | Page | Summary |
|------------|----------|------|-------------|
| 2017.10.25 | V1.0 | ALL | FIRST ISSUE |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | Y |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | 0) | |
| | | | |
| | | | |
| | N | | |
| | 00 | | |
| | | | |
| 10 | | | |
| | | | |
| | | | |
| | | | |
| | | | |

| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 2 of 38 |
|----------|---------------|--------|-----|------|--------------|
| | 常备库存 | 长期供货 | 3 | 支持小量 | 品种齐全 |

常备库仔 Standing Stock

Long Time supply

支持小量 NO MOQ

品 种 齐 全 In Full Range



Contents

| 1. | . Block Diagram | | | 6 |
|-------|---|---------------|--------------|----|
| 2. | . Outline dimension | | | 7 |
| 3. | . Input terminal Pin Assignment | | | 8 |
| | 3.1 TFT | | | 8 |
| | 3.2 CTP | | | 9 |
| 4. | . LCD Optical Characteristics | | | 10 |
| | 4.1 Optical specification | | | 10 |
| 5. | . TFT Electrical Characteristics | | | 13 |
| | 5.1 Absolute Maximum Rating (Ta=25 VSS=0V) | | | 13 |
| | 5.2 DC Electrical Characteristics | | • | 13 |
| | 5.3 LED Backlight Characteristics | | \bigcirc | 14 |
| 6. | . TFT AC Characteristic | $ O_{\wedge}$ | X | 16 |
| | 6.1 High Speed Mode - Clock Channel Timing | | | 16 |
| | 6.2 High Speed Mode - Data Clock Channel Timing | | | 16 |
| | 6.3 High Speed Mode - Rise and Fall Timings | | | 17 |
| | 6.4 Low Speed Mode – Bus Turn Around | / | | 18 |
| | 6.5 Data Lanes from Low Power Mode to High Speed Mo | | | |
| | 6.6 Data Lanes from High Speed Mode to Low Power Mo | | | |
| | 6.7 DSI Clock Burst - High Speed Mode to/from Low Por | wer Mode | | 21 |
| | 6.8 Reset input timing | | | 22 |
| 7. | . CTP Specification | | | 23 |
| | 7.1 Electrical Characteristics | | | |
| | 7.1.1 Absolute Maximum Rating | | | 23 |
| | 7.1.2 DC Electrical Characteristics (Ta=25°C) | | | 23 |
| | 7.1.3 AC Characteristics | | | 24 |
| | 7.2 I2C Timing | | | 24 |
| 8. | . LCD Module Out-Going Quality Level | | | |
| | 8.1 VISUAL & FUNCTION INSPECTION STANDARD | | | |
| | 8.1.1 Inspection conditions | | | |
| | 8.1.2 Definition | | | |
| | 8.1.3 Sampling Plan | | | 30 |
| | 8.1.4 Criteria (Visual) | | | |
| 9. | . Reliability Test Result | | | |
| | Cautions and Handling Precautions | | | |
| . • | 10.1 Handling and Operating the Module | | | |
| | 10.2 Storage and Transportation. | | | |
| Р | Part. No KD055HDFIA001-C001A REV | V1.0 | Page 3 of 38 | |



Solls. John

50001.

| Part. No | KD055HDFIA001-0 | C001A | REV | V1.0 | Page 4 of 38 |
|----------|-----------------|---------|-----|---------|--------------|
| | 告 夕 庆 方 | 上 詽 卅 华 | = | 5 扶 小 县 | 旦 劫 文 仝 |

常备库存 Standing Stock 长期供货 Long Time supply 支持小量 NO MOQ 品 种 齐 全 In Full Range



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.5'TFT-LCD contains 720x1280 pixels, and can display up to 65K/262K/1 6.7M colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

-Interface: 4 Lane MIPI interface.

-CTP Interface: I2C

| interface. 120 | | | |
|---------------------------|------------------------------|------------|------|
| General Information Items | Specification Main Panel | Unit | Note |
| Display area(AA) | 68.04(H)*120.96(V) (5.5inch) | mm | - |
| CTP View area | 68.84(H)*121.76(V) | mm | |
| Driver element | TFT active matrix | - | - |
| Display colors | 65K/262K/16.7M | colors | - |
| Number of pixels | 720(RGB)*1280 | dots | - |
| TFT Pixel arrangement | RGB vertical stripe | - | - |
| Pixel pitch | 0.0945(H)*0.0945(V) | mm | - |
| Viewing angle | AŁL | o'clock | - |
| TFT Controller IC | ILI9881C | - | - |
| CTP Driver IC | GT911 | | |
| Display mode | Transmissive/Normally Black | - | - |
| Touch mode | 5-point and Gestures | | |
| Operating temperature | -20~+70 | $^{\circ}$ | - |
| Storage temperature | -30∼+80 | $^{\circ}$ | - |

* Mechanical Information

| | ltem | Min. | Тур. | Max. | Unit | Note |
|--------|---------------|------|--------|------|------|------|
| Module | Horizontal(H) | | 86.04 | | mm | - |
| size | Vertical(V) | | 144.96 | | mm | - |
| 3120 | Depth(D) | | 4.75 | | mm | - |
| | Weight | | 97 | | g | - |

| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 5 of 38 |
|----------|---------------|--------|-----|-------------|--------------|
| | 常备库存 | 长期供货 | 7 | 支持小量 | 品种齐全 |


Standing Stock

Long Time supply

支持小量 NO MOQ 品种齐全 In Full Range




1. Block Diagram



| Part. No | KD055HDFIA00 ² | REV | V1.0 | Page 6 of 38 | |
|----------|---------------------------|-------------------------|------|----------------|--------------------------|
| | 常备库存 Standing Stock | 长期供货 Long Time suppl | | 支持小量 NO MOQ | 品 种 齐 全 In Full Range |



2. Outline dimension



| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 7 of 38 |
|----------|---------------------|----------------|------|--------|---------------|
| | 常备库存 | 长期供货 | = | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | ly I | NO MOQ | In Full Range |



3. Input terminal Pin Assignment

3.1 TFT

| NO. | SYMBOL | DISCRIPTION | I/O |
|-----|----------|---|-----|
| 1 | NC | | |
| 2 | LEDK | Cathode pin of backlight. | Р |
| 3 | NC | | |
| 4 | LEDA | Anode pin of backlight. | Р |
| 5 | NC | | |
| 6 | GND | Ground | Р |
| 7 | MIPI_D0N | MIPI DSI differential data pair (Data lane 0) | I/O |
| 8 | MIPI_D0P | Leave it open or fix to LVDSVSS level when not in use. | 1/0 |
| 9 | GND | Ground | Р |
| 10 | MIPI_D1N | MIPI DSI differential data pair (Data lane 1) | |
| 11 | MIPI_D1P | Leave it open or fix to LVDSVSS level when not in use. | 1 |
| 12 | GND | Ground | Р |
| 13 | MIPI_CLN | MIPI DSI differential data pair . | |
| 14 | MIPI_CLP | Leave it open or fix to LVDSVSS level when not in use. | 1 |
| 15 | GND | Ground. | Р |
| 16 | MIPI_D2N | MIPI DSI differential data pair (Data lane 2) | |
| 17 | MIPI_D2P | Leave it open or fix to LVDSVSS level when not in use. | 1 |
| 18 | GND | Ground | Р |
| 19 | MIPI_D3N | MIPI DSI differential data pair (Data lane 3) | |
| 20 | MIPI_D3P | Leave it open or fix to LVDSVSS level when not in use. | ' |
| 21 | GND | Ground. | Р |
| 22 | GND | Ground. | Р |
| 23 | NC | | |
| 24 | GND | Ground. | Р |
| 25 | TE | Tearing effect output pin. Leave the pin open when not in use. | 0 |

| Part. No | KD055HDFIA001-0 | C001A | REV | V1.0 | Page 8 of 38 |
|----------|-----------------|---------------|-----|---------|--------------|
| | 业 A 产 士 | 17 HH /H. 4F. | | FTF L E | ㅁ 사 → ㅈ |



| 26 | RESET | The external reset input Initializes the chip with a low input .Be sure to execut e a power-on reset after supplying power. Fix to IOVCC level when not in use. | I |
|----|-------|---|---|
| 27 | IOVCC | Power supply for I/O pad | I |
| 28 | VCI | Power supply for analog circuits. | I |
| 29 | GND | Ground. | Р |
| 30 | GND | Ground. | Р |

3.2 CTP

| 30 | GND | Ground. | P |
|---------|--------|---------------------------------|-----|
| 3.2 CTP | | | |
| NO. | SYMBOL | DISCRIPTION | I/O |
| 1 | GND | Ground. | Р |
| 2 | NC | 15 | |
| 3 | VDD | Supply voltage. | Р |
| 4 | SCL | I2C clock input. | I |
| 5 | SDA | I2C data input and output | I/O |
| 6 | INT | External interrupt to the host. | I |
| 7 | RST | External Reset, Low is active. | I |
| 8 | GND | Ground. | Р |

| Part. No | KD055HDFIA001- | C001A | REV | V1.0 | Page 9 of 38 |
|----------|----------------|---------|-----|---------|--------------|
| | 告 夕 庆 方 | 上 詽 毌 也 | _ | 5 扶 小 县 | 旦 劫 文 今 |



4. LCD Optical Characteristics

4.1 Optical specification

| Item | | Symbol | Condition | Min. | Тур. | Max. | Unit. | Note |
|-----------------------|-------------------|----------------|----------------------------|--------|--------|--------|-------|---------|
| Contrast | Ratio | CR | Θ=0 | 720 | 900 | | | (1)(2) |
| Response - | Rising Falling | T_R+T_F | Normal viewing angle | | 30 | 40 | msec | (1)(3) |
| Color g | amut | S(%) | | | 70 | | % | (1) |
| | | W _X | | 0.2759 | 0.3159 | 0.3559 | | |
| | White | W_{Y} | | 0.2991 | 0.3391 | 0.3791 | | |
| | Red | R _X | | 0.6184 | 0.6384 | 0.6584 | | |
| Color Filter | | R _Y | | 0.3166 | 0,3366 | 0.3566 | | |
| Chromacicity | Green | G _X | | 0.2905 | 0.3105 | 0.3305 | | (1)(4) |
| | | G_Y | | 0.5788 | 0.5988 | 0.6188 | | |
| | Blue | Bx | | 0.1230 | 0.1430 | 0.1630 | | |
| | | B _Y | | 0.0351 | 0.0551 | 0.0751 | | |
| | | ΘL | 9 | | 80 | 1 | | |
| | Hor. | Θr | | | 80 | | | (4) (4) |
| Viewing angle | | Θω | CR>10 | | 80 | | | (1)(4) |
| | Ver. | ΘD | | | 80 | | | |
| Option View Direction | | | | | ALL | | | (5) |

4.2 Measuring Condition

■ Measuring surrounding: dark room

■ Ambient temperature: 25±2oC

■ 15min. warm-up time.


| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 10 of 38 |
|----------|---------------------|------|-----|--------------|---------------|
| | 常备库存 | 长期供货 | | 支持小量 | 品种齐全 |



4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1) Definition of Viewing Angle:



Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel

Luminance with all pixels white CR = -Luminance with all pixels black

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 11 of 38 |
|----------|---------------------|------|-----|-------------|---------------|
| | 常备库存 | 长期供货 | Z | 支持小量 | 品种齐全 |

Standing Stock


Long Time supply

NO MOQ


In Full Range




Note (3) Definition of Response Time: Sum of T_R and T_F



Note (4) Definition of optical measurement setup



Note (5) Rubbing Direction (The different Rubbing Direction will cause the different optima view direction.)



| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 12 of 38 |
|----------|------------------------|--------------------------|-----|----------------|-----------------------|
| | 常备库存 Standing Stock | 长期供货 Long Time supply | | 支持小量 NO MOQ | 品种齐全 In Full Range |



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

| Characteristics | Symbol | Min. | Max. | Unit |
|------------------------|-----------------|------|------|---------------|
| Digital Supply Voltage | VCI | -0.3 | 6.5 | V |
| Supply Voltage (Logic) | IOVCC | -0.3 | 6.5 | V |
| Operating temperature | T _{OP} | -20 | +70 | $^{\circ}$ |
| Storage temperature | T _{ST} | -30 | +80 | ${\mathbb C}$ |

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics S

| Characteristics | Symbol | Min. | Тур. | Max. | Unit | Note |
|---------------------------------|--------|----------|------|-----------|--------------|------|
| Digital Supply Voltage | VCI | 2.5 | 3.3 | 6.0 | V | |
| Supply Voltage (Logic) | IOVCC | 1.65 | 2.8 | 3.3 | V | |
| Normal mode Current consumption | IDD | | 31 | | mA | |
| Lovel input veltage | ViH | 0.7lovcc | | lovcc | V | |
| Level input voltage | VIL | -0.3 | | 0.3 lovcc | V V mA | |
| Lovel output voltage | Vон | 0.8lovcc | | lovcc | V | |
| Level output voltage | Vol | GND | | 0.2lovcc | V mA V V V | |

| Part. No | KD055HDFIA001- | C001A | REV | V1.0 | Page 13 of 38 |
|----------|----------------|---------|-----|---------|---------------|
| | 台 夕 庆 方 | 上 甜 併 化 | _ | 5 挂 小 昰 | 旦 劫 文 仝 |




5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 14 chips White LED

| Item | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----------------|--------|-------|------|------|-------|---------|
| Forward Current | lF | 30 | 40 | | mA | |
| Forward Voltage | VF | | 22.4 | | V | 0 - |
| LCM Luminance | Lv | 310 | 360 | | cd/m2 | Note3 |
| LED life time | Hr | 50000 | | | Hour | Note1,2 |
| Uniformity | AVg | 80 | | -0 | % | Note3 |

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25 \pm 3 $^{\circ}$ C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25℃ and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.




BT CIRCUIT DIAGRAM

| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 14 of 38 |
|----------|---------------|--------|-----|------|---------------|
| | 常备库存 | 长期供货 | Ž | 5持小量 | 品种齐全 |



NOTE 3: Luminance Uniformity of these 9 points is defined as below:



50

Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$



常备库存 Standing Stock

Long Time supply

支持小量 NO MOQ 品 种 齐 全 In Full Range

6. TFT AC Characteristic

6.1 High Speed Mode - Clock Channel Timing




Figure 118: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

| Signal | Symbol | Parameter | Min | Max | Unit |
|--------|--|-------------------------|---------------|------|------|
| CLKP/N | 2xUI _{INST} | Double UI instantaneous | 4 | 25 | ns |
| CLKP/N | UI _{INSTA} ,UI _{INSTB} (Note 1) | UI instantaneous Half | 2 (Note 2) | 12.5 | ns |

Notes:

- 1. UI = UIINSTA = UIINSTB
- 2. Define the minimum value of 24 UI per Pixel, see Table 39.

Table 39: Limited Clock Channel Speed

| Data type | Two Lanes speed | Three Lanes speed | Four Lanes speed |
|---|--------------------|----------------------|---------------------|
| Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel | 566 Mbps | 433 Mbps | 366 Mbps |
| Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel | 637 Mbps | 487 Mbps | 412 Mbps |
| Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel | 850 Mbps | 650 Mbps | 550 Mbps |
| Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel | 850 Mbps | 650 Mbps | 550 Mbps |

6.2 High Speed Mode – Data Clock Channel Timing




Figure 119: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

| Signal | Symbol | Parameter | Min | Max |
|-------------------|-----------------|--------------------------|---------|-----|
| 5 501 6 11 | t _{DS} | Data to Clock Setup time | 0.15xUI | _ |
| DnP/N , n=0 and 1 | t _{DH} | Clock to Data Hold Time | 0.15xUI | _ |

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 16 of 38 |
|----------|------------------------|------------------------|-----|----------------|--------------------------|
| | 常备库存 Standing Stock | 长期供货 Long Time supp | | 支持小量 NO MOQ | 品 种 齐 全 In Full Range |

6.3 High Speed Mode - Rise and Fall Timings




Figure 120: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

| B | 0h.a.l | O dist | Specification | | |
|----------------------------------|---|-----------|---------------|--------|--------|
| Parameter | Symbol | Condition | Min | Тур | Max |
| Differential Disc Time for Cleak | | CLVD/N | 150 | | 0.3UI |
| Differential Rise Time for Clock | t _{DRTCLK} | CLKP/N | 150 ps - | (Note) | |
| Differential Disc Time for Date | Time for Data $t_{DRTDATA}$ DnP/N n=0 and 1 | DnP/N | 150 | | 0.3UI |
| Differential Rise Time for Data | | n=0 and 1 | 150 ps | - | (Note) |
| Differential Fall Time for Cleak | | CLVD/N | 150 | | 0.3UI |
| Differential Fall Time for Clock | t _{DFTCLK} | CLKP/N | 150 ps | - | (Note) |
| Differential Fall Time for Date | | DnP/N | 450 | | 0.3UI |
| Differential Fall Time for Data | t _{DFTDATA} | n=0 and 1 | 150 ps | - | (Note) |

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 17 of 38 |
|----------|---------------------|----------------|------|--------|---------------|
| | 常备库存 | 长期供货 | 7 | 支持小量 | 品 种 齐 全 |
| | Standing Stock | Long Time supp | lv V | NO MOQ | In Full Range |



6.4 Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.





Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.



| Signal | Symbol | Description | Min | Max | Unit |
|--------|-----------------------|--|-------------------|---------------------|------|
| DOD/N | _ | Length of LP-00, LP-01, LP-10 or LP-11 periods | | 75 | |
| D0P/N | LPXM | MCU → Display Module (ILI9881C) | 50 | 75 | ns |
| 50541 | | Length of LP-00, LP-01, LP-10 or LP-11 periods | | 7.5 | |
| D0P/N | I LPXD | Display Module (ILI9881C) → MCU | 50 | 75 | ns |
| D0P/N | T _{TA-SURED} | Time-out before the Display Module (ILI9881C) starts driving | T _{LPXD} | 2xT _{LPXD} | ns |

Table 43: Low Power State Period Timings - B

| Signal | Symbol | Description | Time | Unit |
|--------|----------------------|--|---------------------|------|
| D0P/N | T _{TA-GETD} | Time to drive LP-00 by Display Module (ILI9881C) | 5xT _{LPXD} | ns |
| D0P/N | T _{TA-GOD} | Time to drive LP-00 after turnaround request - MCU | 4xT _{LPXD} | ns |

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 18 of 38 |
|----------|---------------------|----------------|-------|--------|---------------|
| | 常备库存 | 长期供货 | 3 | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | ıly N | NO MOQ | In Full Range |



6.5 Data Lanes from Low Power Mode to High Speed Mode




Figure 123: Data Lanes - Low Power Mode to High Speed Mode Timings

Table 44: Data Lanes - Low Power Mode to High Speed Mode Timings

| Signal | Symbol | Description | | Max | Unit |
|--------------------|-------------------------|--|---|----------|------|
| DnP/N, n = 0 and 1 | T _{LPX} | Length of any Low Power State Period | | - | ns |
| DnP/N, n = 0 and 1 | T _{HS-PREPARE} | Time to drive LP-00 to prepare for HS Transmission | | 85+6xUI | ns |
| D-D/N 0 14 | _ | Time to enable Data Lane Receiver line termination | | 05.4.111 | |
| DnP/N, n = 0 and 1 | HS-TERM-EN | measured from when Dn crosses VILMAX | - | 35+4xUI | ns |



| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 19 of 38 |
|----------|---------------|--------|-----|-------------|---------------|
| | 常备库存 | 长期供货 | Z | 支持小量 | 品种齐全 |

吊备库仔 Standing Stock 长期 供员 Long Time supply 支持小量 NO MOQ 品种齐全 In Full Range



6.6 Data Lanes from High Speed Mode to Low Power Mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power Mode Timings

| Signal | Symbol | Description | | Max | Unit |
|--------------------|----------------------|--|-----|---------|------|
| DnP/N, n = 0 and 1 | T _{HS-SKIP} | Time-Out at Display Module (ILI9881C) to ignore transition period of EoT | 40 | 55+4xUI | ns |
| DnP/N, n = 0 and 1 | T _{HS-EXIT} | Time to driver LP-11 after HS burst | 100 | - | ns |



Standing Stock Long Time supply



6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode




Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

| Signal | Symbol | Description | Min | Max | Unit |
|--------|---|---|-----|-----|------|
| CLKP/N | T _{CLK-POST} | Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode | | 1 | ns |
| CLKP/N | T _{CLK-TRAIL} | Time to drive HS differential state after last payload clock bit of a HS transmission burst | | - | ns |
| CLKP/N | T _{HS-EXIT} | Time to drive LP-11 after HS burst | 100 | - | ns |
| CLKP/N | T _{CLK-PREPARE} | Time to drive LP-00 to prepare for HS transmission | 38 | 95 | ns |
| CLKP/N | T _{CLK-TERM-EN} | Time-out at Clock Lane to enable HS termination | - | 38 | ns |
| CLKP/N | T _{CLK-PREPARE} + T _{CLK-ZERO} | Minimum lead HS-0 drive period before starting Clock | | 1 | ns |
| CLKP/N | T _{CLK-PRE} | Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode | | - | ns |

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 21 of 38 |
|----------|---------------------|-------------------|-----|------|---------------|
| | 常备库存 | 长期供货 | | 支持小量 | 品种齐全 |
| | Ctanding Ctaal | Long Time augusty | , . | | In Full Dongs |

Long Time supply Standing Stock

NO MOQ

In Full Range



6.8 Reset input timing




Figure 126: Reset Timing

Table 47: Reset Timing

| Signal | Symbol | Parameter | Min | Max | Unit |
|--------|------------------|----------------------|------------------|--------------|------|
| | tRW | Reset pulse duration | 10 | | uS |
| RESX | tRT Reset cancel | | | 5 (note 1,5) | mS |
| | | | 120 (note 1,6,7) | mS | |

Notes:

- The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

| RESX Pulse | Action | | |
|----------------------|----------------|--|--|
| Shorter than 5us | Reset Rejected | | |
| Longer than 10us | Reset | | |
| Between 5us and 10us | Reset starts | | |

- During the Resetting period, the display will be blanked (The display enters the blanking sequence, which
 maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the
 Sleep In mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 127: Positive Noise Pulse during Reset Low

- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 22 of 38 |
|----------|---------------------|----------------|------|--------|---------------|
| | 常备库存 | 长期供货 | 3 | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | ly N | NO MOQ | In Full Range |



7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

| Item | Symbol | Min. | Max. | Unit | Note |
|-----------------------|--------|------|------|------|------|
| Power Supply Voltage | VDD | 2.66 | 3.47 | V | 9 |
| Operating temperature | Тор | -20 | +70 | S) | |
| Storage temperature | Тѕт | -30 | +80 | °° | |

7.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V or VDDIO=AVDD)

| ltem | Min. | Тур. | Max. | Unit | Note |
|---------------------------------|----------|------|----------|------|------|
| Normal mode operating current | 25. | 8 | 14.5 | mA | |
| Green mode operating current | 7 | 3.3 | | mA | |
| Sleep mode operating current | 70 | | 120 | uA | |
| Doze mode operating current | | 0.78 | | mA | |
| Digital Input low voltage/VIL | -0.3 | | 0.25*VDD | V | |
| Digital Input high voltage/VIH | 0.75*VDD | | VDD+0.3 | V | |
| Digital Output low voltage/VOL | | | 0.15*VDD | V | |
| Digital Output high voltage/VOH | 0.85*VDD | | | V | |

| Part. No | KD055HDFIA001-C001A | REV | V1.0 | Page 23 of 38 |
|----------|---------------------|-----|----------|---------------|
| | | Ł . | 七柱. 小 旦. | 口和文人 |




7.1.3 AC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V)

| Parameter | Min | Тур | Max | Unit |
|-----------------------------------|-----|-----|-----|------|
| OSC oscillation frequency | 59 | 60 | 61 | MHZ |
| I/O output rise time,low to high | - | 14 | _ (| ns |
| I/O output rfall time,high to low | - | 14 | | ns |

7.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 24 of 38 |
|----------|---------------|--------|-----|--------------|---------------|
| | 常备库存 | 长期供货 | 7 | 支持小量 | 品种齐全 |



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

| Parameter | Symbol | Min. | Max. | Unit |
|------------------------------------|------------------|------|------|------|
| SCL low period | t _{lo} | 1.3 | - | us |
| SCL high period | thi | 0.6 | - | us |
| SCL setup time for Start condition | t _{st1} | 0.6 | - | us |
| SCL setup time for Stop condition | t _{st3} | 0.6 | - | us |
| SCL hold time for Start condition | t _{hd1} | 0.6 | - | us |
| SDA setup time | t _{st2} | 0.1 | - | us |
| SDA hold time | t _{hd2} | 0 | - | us |

Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

| Parameter | Symbol | Min. | Max. | Unit |
|------------------------------------|------------------|------|------|------|
| SCL low period | t _{lo} | 1.3 | - | us |
| SCL high period | t _{hi} | 0.6 | - | us |
| SCL setup time for Start condition | t _{st1} | 0.6 | - | us |
| SCL setup time for Stop condition | t _{st3} | 0.6 | - | us |
| SCL hold time for Start condition | t _{hd1} | 0.6 | - | us |
| SDA setup time | t _{st2} | 0.1 | - | us |
| SDA hold time | t _{hd2} | 0 | - | us |

GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:

| • | |
|----|---|
| | • |
| | |
| | |
| 15 | |
| , | |


| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 25 of 38 |
|----------|---------------|--------|-----|------|---------------|
| | 常备库存 | 长期供货 | ₹ | 技持小量 | 品种齐全 |

吊备库仔 Standing Stock


Long Time supply

支持小量 NO MOQ 品 种 齐 全 In Full Range


Power-on Timing:



Timing for host resetting GT911:




Timing for setting slave address to 0x28/0x29:



| Part. No | KD055HDFIA00 | 1-C001A | REV | V1.0 | Page 26 of 38 |
|----------|----------------|------------------|-----|--------|---------------|
| | 常备库存 | 长期供货 | 3 | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supply | , 1 | NO MOO | In Full Range |



Timing for setting slave address to 0xBA/0xBB:



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation

| Part. No | KD055HDFIA00° | 1-C001A | REV | V1.0 | Page 27 of 38 |
|----------|----------------|----------------|------|-------|---------------|
| | 常备库存 | 长期供货 | 3 | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | lv N | O MOQ | In Full Range |



The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

| Part. No | KD055HDFIA00 | 1-C001A | REV | V1.0 | Page 28 of 38 |
|----------|--------------|---------|-----|------|---------------|
| | 常备库存 | 长期供货 | | 支持小量 | 品种齐全 |



8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5 °C


Humidity: 65%±10%RH

Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm





Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C Cover (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D: IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

| Part. No | KD055HDFIA001 | I-C001A | REV | V1.0 | Page 29 of 38 |
|----------|----------------|----------------|-------|--------|---------------|
| | 常备库存 | 长期供货 | = | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | ly (I | NO MOQ | In Full Range |



8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,$ II AQL:

| Major defect | Minor defect |
|--------------|--------------|
| 0.65 | 1.5 |

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

| No | Items to be | Criteria | Classification of |
|----|------------------------------|--|-------------------|
| | inspected | | defects |
| 1 | Functional defects | 1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function | Major |
| 2 | Missing | Missing component | |
| 3 | Outline dimension | Overall outline dimension beyond the drawing is not allowed | |
| 4 | Color tone | Color unevenness, refer to limited sample | |
| 5 | Spot Line defect | Light dot , Dim spot , Polarizer Bubble ; Polarizer accidented spot. | Minor |
| 6 | Soldering | Good soldering , Peeling off is not | |
| 7 | appearance LCD/Polarizer/TP | allowed. Black/White spot/line, scratch, crack, etc. | |

| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 30 of 38 |
|----------|---------------|--------|-----|-------|---------------|
| | 常备库存 | 长期供货 | 3 | 5.持小量 | 品种齐全 |




8.1.4 Criteria (Visual)

| Number | Items | Criteria(mm) | | | |
|--|-------------------------------|--|---------|--|--|
| 1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD | (1) The edge of LCD broken | <pre></pre> | Z ST | | |
| | (2)LCD corner broken | X Y Z ≤3.0mm ≤L ≤T | | | |
| 509 | (3) LCD crack | Crack Not allowed | | | |

| Part. No | KD055HDFIA001- | C001A | REV | V1.0 | Page 31 of 38 |
|----------|----------------|-------|-----|-------|---------------|
| | 常备库存 | 长期供货 | 7 | 5 持小量 | 品 种 齐 全 |





| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 32 of 38 | |
|----------|---------------|--------|-----|------|---------------|---|
| | 常备库存 | 长期供货 | Ī | 支持小量 | 品种齐全 | _ |

常备库存 Standing Stock

Long Time supply

支持小量 NO MOQ 品种齐全 In Full Range



| | Line defect | Width(mm) | ety | | | | |
|-----|--|--|-----------------------|---------------|---------|-----------------|--|
| | | | m) | Α | В | С | |
| | (LCD/TP | Ф≤0.03 | Ignore | Ignore | е | | |
| 3.0 | /Polarizer backlight black/white line, | 0.03 <w≤0.04< td=""><td>L≤3.0</td><td>N≤2</td><td></td><td>Ignore</td></w≤0.04<> | L≤3.0 | N≤2 | | Ignore | |
| | scratch, stain) | 0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td></td></w≤0.05<> | L≤2.0 | N≤1 | | | |
| | | 0.05 <w< td=""><td colspan="3">Define as spot defect</td><td>53</td></w<> | Define as spot defect | | | 53 | |
| 4.0 | Electronic Comp | Not allow missing par | rts, solderles | s connection, | cold so | lder joint, mis | |
| | onents SMT | match, The positive and negative polarity opposite | | | | | |
| 5.0 | Display color& B | Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples. Brightness: Measuring the brightness of White screen, The meas | | | | | |
| | <i>y</i> | urement standard according to the datasheet or Samples. | | | | | |

| | | CTP Cover | Size (from) | Acceptable Qty | | | |
|----------|---------|-------------|--|----------------|--------------|---------|--------|
| | СТР | sensor | Size Φ(mm) | Α | В | | С |
| | • | accidented | Ф≤0.1 | lg | nore | | |
| 6.0 | Related | black/white | 0.1<Φ≤0.2 | 3 (distanc | ce≧10mm) | | |
| 0.0 | | spot | 0.20<Φ≤0.25 | | 2 | | Ignore |
| | | | Ф>0.3 | 0 | | | |
| | 55 | | | | | L | |
| | | | Width(mm) | Ignore(| Acce | eptable | Qty |
| y | | | vvidti(iiiii) | mm) | Α | В | С |
| | | CTP Cover | Ф≤0.03 | Ignore | Ignore | | |
| | | scratch | 0.03 <w≤0.04< td=""><td>L≤3.0</td><td></td><td>N≤2</td><td>·</td></w≤0.04<> | L≤3.0 | | N≤2 | · |
| | | | 0.04 <w≤0.05< td=""><td>L≤2.0</td><td></td><td>N≤1</td><td></td></w≤0.05<> | L≤2.0 | | N≤1 | |
| | | | 0.05 <w< td=""><td>De</td><td>efine as spo</td><td>t defec</td><td>t</td></w<> | De | efine as spo | t defec | t |

| Part. No | KD055HDFIA001-0 | C001A | REV | V1.0 | Page 33 of 38 |
|----------|-----------------|-------|-----|-------|---------------|
| • | 常备库存 | 长期供货 | | 7.持小量 | 品种齐全 |



| | | Zone | , | Acceptable Qty |
|----------|-------------|--------------------|-------------------------------------|----------------|
| | CTD Cover | Size (mm) | | С |
| | CTP Cover | Φ≤0.1 | | Ignore |
| | Pinhole/ | 0.1<Φ≤0.2 | 3(0 | distance≧10mm) |
| | Lack of ink | 0.2<Φ≤0.25 | | 2 |
| | | Ф>0.3 | | 0 |
| | | | | (9) |
| | | | 1 | |
| | CTP | Size Φ(mm) | Α | cceptable Qty |
| | Bonding | | A | В |
| | bubble/ | Φ≤0.1 | 1 | Ignore |
| | accidented | 0.1<Φ≤0.15 | 2(dis | tance ≥ 10mm) |
| | spot | 0.15<Φ≤0.2 | 1,63 | 1 |
| | | Ф>0.2 | | 0 |
| | Assembly | | | |
| | deflection | beyond the edge | of backlight ≤0.2i | mm |
| | | | | |
| | TP cover | X Y | Z | |
| | broken | | Z <cover< td=""><td>X</td></cover<> | X |
| | X : length | X≤0.5mm Y≤0.5r | | |
| | Y: width | | S | |
| | Z : height | * | | ~ |
| | | Circuitry broken i | is not allowed. | |
| | 0 | X Y | Z | |
| | TP cover | | Z <lcd< td=""><td></td></lcd<> | |
| | broken | X≤0.3mm Y≤0.3r | | y Y |
| | X : length | | s | 2 |
| | Y: width | | | 1 |
| | Z : height | | | ~ |
| Y | | * Circuitry broken | is not allowed. | |
| | | | | |
| | | | | |

| Part. No | KD055HDFIA001 | -C001A | REV | V1.0 | Page 34 of 38 |
|----------|---------------|--------|-----|--------------|---------------|
| | 常备库存 | 长期供货 | 7 | 支持小量 | 品种齐全 |



Criteria (functional items)

| - | | |
|--------------|-----------------------|---------------|
| Number | Items | Criteria (mm) |
| 1 | No display | Not allowed |
| 2 | Missing segment | Not allowed |
| 3 | Short | Not allowed |
| 4 | Backlight no lighting | Not allowed |
| 5 | TP no function | Not allowed |

50001.

| Part. No | KD055HDFIA001- | C001A | REV | V1.0 | Page 35 of 38 |
|----------|----------------|-------|-----|-------|---------------|
| | 常备库存 | 长期供货 | ₹ | 7 持小量 | 品种齐全 |

吊 备 库 仔 Standing Stock

Long Time supply

文狩小量 NO MOQ 品 押 齐 全 In Full Range



9. Reliability Test Result

| Item | Condition | Inspection after test |
|----------------------------------|---|------------------------|
| High Temperature Operating | 70℃,96H | Inspection after |
| Low Temperature Operating | -20℃, 96HR | 2~4hours storage at |
| High Temperature Storage | 80℃, 96HR | room temperature, the |
| Low Temperature Storage | -30°C, 96HR | sample shall be free |
| High Temperature & High Humidity | +60℃, 90% RH ,96 hours. | from defects: |
| Storage | 100 0, 00 % TAT, 00 Hours. | 1.Air bubble in the |
| Thermal Shock (Non-operation) | -30 ℃,30 min ↔ 80 ℃,30 min, Change time:5min 20CYC. | LCD; |
| | C=150pF, R=330,5points/panel | 2.Non-display; |
| ESD test | Air:±8KV, 5times; Contact:±6KV, 5 times; | 3.Missing |
| | (Environment: 15℃~35℃, 30%~60%). | segments/line; |
| | Frequency range:10~55Hz, Stroke:1.5mm | 4.Glass crack; |
| Vibration (Non-operation) | Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. | 5.Current IDD is twice |
| | (6 hours for total) (Package condition). | higher than initial |
| Box Drop Test | 1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX) | value. |

Remark:

- 1. The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3. For Damp Proof Test, Pure water(Resistance $> 10M \Omega$) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 36 of 38 |
|----------|---------------------|----------------|------|--------|---------------|
| | 常备库存 | 长期供货 | = | 支持小量 | 品 种 齐 全 |
| | Standing Stock | Long Time supp | ly I | NO MOQ | In Full Range |



10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 37 of 38 |
|----------|---------------------|----------------|------|--------|---------------|
| | 常备库存 | 长期供货 | 5 | 支持小量 | 品种齐全 |
| | Standing Stock | Long Time supp | ly 1 | NO MOQ | In Full Range |



11. Packing

----TBD-----

50/L2/03/50. JOBS

50001.

| Part. No | KD055HDFIA001-C001A | | REV | V1.0 | Page 38 of 38 |
|----------|---------------------|--|-----|-------|---------------|
| • | 常备库存 | | | 7.持小量 | 品种齐全 |

常备库存 Standing Stock

Long Time supply

支持小量 NO MOQ 品 种 齐 全 In Full Range