

Y Precision, High Speed, JFET Input Operational Amplifiers

FEATURES

- Guaranteed Offset Voltage: 150μV Max
 -55°C to 125°C: 500μV Max
- Guaranteed Drift: 4µV/°C Max
- Guaranteed Bias Current
 70°C: 150pA Max
 125°C: 2.5nA Max
- Guaranteed Slew Rate: 12V/µs Min
- Available in 8-Pin PDIP and SO Packages

APPLICATIONS

- Precision, High Speed Instrumentation
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage-to-Frequency Converters
- Frequency-to-Voltage Converters
- Fast, Precision Sample-and-Hold

DESCRIPTION

The LT $^{\otimes}$ 1055/LT1056 JFET input operational amplifiers combine precision specifications with high speed performance.

For the first time, $16V/\mu s$ slew rate and 6.5MHz gain bandwidth product are simultaneously achieved with offset voltage of typically $50\mu V$, $1.2\mu V/^{\circ}C$ drift, bias currents of 40pA at $70^{\circ}C$ and 500pA at $125^{\circ}C$.

The $150\mu V$ maximum offset voltage specification is the best available on any JFET input operational amplifier.

The LT1055 and LT1056 are differentiated by their operating currents. The lower power dissipation LT1055 achieves lower bias and offset currents and offset voltage. The additional power dissipation of the LT1056 permits higher slew rate, bandwidth and faster settling time with a slight sacrifice in DC performance.


The voltage-to-frequency converter shown below is one of the many applications which utilize both the precision and high speed of the LT1055/LT1056.

For a JFET input op amp with $23V/\mu s$ guaranteed slew rate, refer to the LT1022 data sheet.


47, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

1Hz to 10kHz Voltage-to-Frequency Converter



Distribution of Input Offset Voltage (H Package)





ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±20V				
Differential Input Voltage	±40V				
Input Voltage	±20V				
Output Short-Circuit Duration Indefin					
Operating Temperature Range					
LT1055AM/LT1055M/LT1056AM/					

LT1055AC/LT1055C/LT1056AC/	
LT1056C	0°C to 70°C
Storage Temperature Range	
All Devices	65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

NUMBER

LT1056ACH

LT1056AMH

LT1056CH

LT1056MH


LT1055ACH


LT1055AMH

LT1055MH

LT1055CH

PACKAGE/ORDER INFORMATION





OBSOLETE PACKAGE Consider the N8 Package for Alternate Source

Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS $T_A = 25$ °C. $V_S = \pm 15V$, $V_{CM} = 0V$ unless otherwise noted.

			LT1055AM/LT1056AM LT1055AC/LT1056AC		LT10	055M/LT10 055CH/LT10 55CN8/LT10	56CH		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (Note 2)	LT1055 H Package	_	50	150	_	70	400	μV
		LT1056 H Package	_	50	180	_	70	450	μV
		LT1055 N8 Package	_	_	_	_	120	700	μV
		LT1056 N8 Package	_	_	_	_	140	800	μV
I _{OS}	Input Offset Current	Fully Warmed Up	_	2	10		2	20	pA



ELECTRICAL CHARACTERISTICS

 T_A = 25°C. V_S = $\pm 15 V,~V_{CM}$ = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		l	055AM/LT10 055AC/LT10 TYP		LT10	055M/LT109 055CH/LT109 55CN8/LT10 TYP	6CH	UNITS
I _B	Input Bias Current	Fully Warmed Up	 1	_	±10	±50	_	±10	±50	pA
'Б	mpar blao ourrone	V _{CM} = 10V	•	_	30	130	_	30	150	pA
	Input Resistance:Differential	Common Mode	V _{CM} = -11V to 8V	_	10 ¹² 10 ¹²	_	_	10 ¹² 10 ¹²	_	Ω
			$V_{CM} = 8V \text{ to } 11V$	_	10 ¹¹	_	_	10 ¹¹	_	Ω
	Input Capacitance		Olvi	_	4	_	—	4	_	pF
en	Input Noise Voltage	0.1Hz to 10Hz	LT1055	_	1.8	_	_	2.0	_	μV _{P-P}
			LT1056	_	2.5			2.8		μV _{P-P}
	Input Noise Voltage Density	$f_0 = 10$ Hz (Note 3	,	_	28	50	—	30	60	nV/√Hz
		$f_0 = 1 \text{kHz} \text{ (Note 4)}$	l)	_	14	20	_	15	22	nV/√Hz
In	Input Noise Current Density	$f_0 = 10Hz, 1kHz$ (Note 5)	_	1.8	4	_	1.8	4	fA/√Hz
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V$	$R_L = 2k$	150	400	_	120	400	_	V/mV
			$R_L = 1k$	130	300		100	300	_	V/mV
	Input Voltage Range			±11	±12	_	±11	±12	_	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$		86	100	_	83	98	_	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 18$	BV	90	106	_	88	104	_	dB
V _{OUT}	Output Voltage Swing	R _L = 2k		±12	±13.2	_	±12	±13.2	_	V
SR	Slew Rate		LT1055	10	13	_	7.5	12	_	V/µs
			LT1056	12	16	_	9.0	14	_	V/µs
GBW	Gain Bandwidth Product	f = 1MHz	LT1055	_	5.0	_	_	4.5	_	MHz
			LT1056	_	6.5		_	5.5	_	MHz
I_S	Supply Current		LT1055	_	2.8	4.0	—	2.8	4.0	mA
			LT1056	_	5.0	6.5	_	5.0	7.0	mA
	Offset Voltage Adjustment Range	$R_{POT} = 100k$		_	±5	_	—	±5	_	mV

The ullet denotes the specifications which apply over the temperature range $0^{\circ}C \leq T_A \leq 70^{\circ}C$. $V_S = \pm 15V$, $V_{CM} = 0V$ unless otherwise noted.

					LT1055AC LT1056AC		1	055CH/LT10! 55CN8/LT10		
${\sf SYMBOL}$	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (Note 2)	LT1055 H Package LT1056 H Package	•	_	100 100	330 360	_	140 140	750 800	μV μV
		LT1055 N8 Package LT1056 N8 Package	•	_	_	_	_	250 280	1250 1350	μV μV
	Average Temperature Coefficient of Input Offset Voltage	H Package (Note 6) N8 Package (Note 6)	•	_	1.2 —	4.0	_	1.6 3.0	8.0 12.0	μV/°C μV/°C
I _{OS}	Input Offset Current	Warmed Up LT1055 T _A = 70°C LT1056	•	_	10 14	50 70	_	16 18	80 100	pA pA
I _B	Input Bias Current	Warmed Up LT1055 T _A = 70°C LT1056	•	_	±30 ±40	±150 ±80	_	±40 ±50	±200 ±240	pA pA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	80	250	_	60	250	_	V/mV
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10.5V	•	85	100	_	82	98	_	dB
PSRR	Power Supply Rejection Ratio	V _S = ±10V to ±18V	•	89	105	_	87	103	_	dB
V _{OUT}	Output Voltage Swing	R _L = 2k	•	±12	±13.1	_	±12	±13.1	_	V



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the temperature range $-55^{\circ}C \le T_{A} \le 125^{\circ}C$. $V_{S} = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1055AM LT1056AM Typ	MAX	MIN	LT1055M LT1056M Typ	MAX	UNITS
V _{OS}	Input Offset Voltage (Note 2)	LT1055 LT1056	•	_	180 180	500 550	_	250 250	1200 1250	μV μV
	Average Temperature Coefficient of Input Offset Voltage	(Note 6)	•	_	1.3	4.0	_	1.8	8.0	μV/°C
I _{OS}	Input Offset Current	Warmed Up LT1055 T _A = 125°C LT1056	•	_	0.20 0.25	1.2 1.5	_	0.25 0.30	1.8 2.4	nA nA
I _B	Input Bias Current	Warmed Up LT1055 T _A = 125°C LT1056	•	_	±0.4 ±0.5	±2.5 ±3.0	_	±0.5 ±0.6	±4.0 ±5.0	nA nA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	40	120	_	35	120	_	V/mV
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10.5V	•	85	100	_	82	98	_	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 17V$	•	88	104	_	86	102	_	dB
V _{OUT}	Output Voltage Swing	R _L = 2k	•	±12	±12.9	_	±12	±12.9	_	V

 $T_A = 25^{\circ}C.~V_S = \pm 15V,~V_{CM} = 0V$ unless otherwise noted.

					55CS8/LT10		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{0S}	Input Offset Voltage (Note 2)				500	1500	μV
I _{0S}	Input Offset Current	Fully Warmed Up			5	30	pA
I _B	Input Bias Current	Fully Warmed Up V _{CM} = 10V			±30 30	±100 150	pA pA
	Input Resistance Differential Common Mode	V _{CM} = -11V to 8V V _{CM} = 8V to 11V			0.4 0.4 0.05		ΤΩ ΤΩ ΤΩ
	Input Capacitance				4		pF
e _n	Input Noise Voltage	0.1Hz to 10Hz	LT1055 LT1056		2.5 3.5		μV _{P-P} μV _{P-P}
	Input Noise Voltage Density	$f_0 = 10$ Hz (Note 4) $f_0 = 1$ kHz (Note 4)			35 15	70 22	nV/√Hz nV/√Hz
i _n	Input Noise Current Density	f ₀ = 10Hz, 1kHz (Not	re 5)		2.5	10	fA/√Hz
A _{VOL}	Large-Signal Voltage Gain	V ₀ = ±10V	R _L = 2k R _L = 1k	120 100	400 300		V/mV V/mV
	Input Voltage Range			±11	±12		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11V		83	98		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 18V$		88	104		dB
V _{OUT}	Output Voltage Swing	R _L = 2K		±12	±13.2		V
SR	Slew Rate		LT1055 LT1056	7.5 9.0	12 14		V/μs V/μs
GBW	Gain Bandwidth Product	f = 1MHz	LT1055 LT1056		4.5 5.5		MHz MHz
I _S	Supply Current		LT1055 LT1056		2.8 5.0	4.0 7.0	mA mA
	Offset Voltage Adjustment Range	R _{POT} = 100k			±5		mV
-		ı		1			10556fc

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the temperature range $0^{\circ}C \leq T_A \leq 70^{\circ}C$. $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted.

				LT10	55CS8/LT10	56CS8	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (Note 2)		•		800	2200	μV
	Average Temperature Coefficient of Input Offset Voltage		•		4	15	μV/°C
I _{OS}	Input Offset Current	Warmed Up, T _A = 70°C	•		18	150	pA
I _B	Input Bias Current	Warmed Up, T _A = 70°C	•		±60	±400	pA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	60	250		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.5V$	•	82	98		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 18V$	•	87	103		dB
V _{OUT}	Output Voltage Swing	R _L = 2K	•	±12	±13.1		V

For MIL-STD components, please refer to LTC883 data sheet for test listing and parameters.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power; (b) at $T_A = 25^{\circ}C$ only, with the chip heated to approximately 38°C for the LT1055 and to 45°C for the LT1056, to account for chip temperature rise when the device is fully warmed up.

Note 3: 10Hz noise voltage density is sample tested on every lot of A grades. Devices 100% tested at 10Hz are available on request.

Note 4: This parameter is tested on a sample basis only.


Note 5: Current noise is calculated from the formula: $i_n = (2ql_B)^{1/2}$, where $q = 1.6 \cdot 10^{-19}$ coulomb. The noise of source resistors up to $1G\Omega$ swamps the contribution of current noise.

Note 6: Offset voltage drift with temperature is practically unchanged when the offset voltage is trimmed to zero with a 100k potentiometer between the balance terminals and the wiper tied to V⁺. Devices tested to tighter drift specifications are available on request.




TYPICAL PERFORMANCE CHARACTERISTICS







Input Bias Current Over the Common Mode Range



Distribution of Input Offset Voltage (N8 Package)




Distribution of Offset Voltage Drift with Temperature (H Package)*




*DISTRIBUTION IN THE PLASTIC (N8) PACKAGE IS SIGNIFICANTLY WIDER. LT1055/56 G04

Warm-Up Drift




Long Term Drift of Representative Units




LT1055/56 G06


0.1Hz to 10Hz Noise



Noise vs Chip Temperature



Voltage Noise vs Frequency




10556fc


NOISE VOLTAGE (1µV/DIVISION)

TYPICAL PERFORMANCE CHARACTERISTICS


LT1056 Large-Signal Response



Small-Signal Response




LT1055 Large-Signal Response




LT1055/56 G11

GAIN BANDWIDTH PRODUCT (MHz)


Undistorted Output Swing vs Frequency




Slew Rate, Gain Bandwidth vs




Output Impedence vs Frequency




Gain vs Frequency



Gain, Phase Shift vs Frequency




Voltage Gain vs Temperature



TYPICAL PERFORMANCE CHARACTERISTICS


LT1055 Settling Time 10 OUTPUT VOLTAGE SWING FROM 0V (V) 10mV 0.5mV 5mV 1mV 0 5mV 2mV 10mV 0.5mV $V_S = \pm 15V$ $T_A = 25^{\circ}C$ -10 0 2 3 SETTLING TIME (µS)

LT1056 Settling Time 10 OUTPUT VOLTAGE SWING FROM 0V (V) 10mV 0.5mV 5 1mV 5mV $V_S = \pm 15V$ 0 T_A = 25°C -5 10m\ 2mV 1mV 0.5mV -100 2 3 SETTLING TIME (μ S) LT1055/56 G20




Common Mode Range vs







Common Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency




Supply Current vs Supply Voltage








Short-Circuit Current vs Time





APPLICATIONS INFORMATION

The LT1055/LT1056 may be inserted directly into LF155A/LT355A, LF156A/LT356A, OP-15 and OP-16 sockets. Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the positive supply.



No appreciable change in offset voltage drift with temperature will occur when the device is nulled with a potentiometer, R_P , ranging from 10k to 200k.


The LT1055/LT1056 can also be used in LF351, LF411, AD547, AD611, OPA-111, and TL081 sockets, provided that the nulling cicuitry is removed. Because of the LT1055/LT1056's low offset voltage, nulling will not be necessary in most applications.

Achieving Picoampere/Microvolt Performance

In order to realize the picoampere-microvolt level accuracy of the LT1055/LT1056 proper care must be exercised. For example, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation should be used (e.g. Teflon™, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be required. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground, in noninverting connnections to the inverting input at pin 2. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

Teflon is a trademark of Dupont.



The LT1055/LT1056 has the lowest offset voltage of any JFET input op amp available today. However, the offset voltage and its drift with time and temperature are still not as good as on the best bipolar amplifiers because the transconductance of FETs is considerably lower than that of bipolar transistors. Conversely, this lower transconductance is the main cause of the significantly faster speed performance of FET input op amps.

Offset voltage also changes somewhat with temperature cycling. The AM grades show a typical $20\mu V$ hysteresis (30 μV on the M grades) when cycled over the $-55^{\circ}C$ to 125°C temperature range. Temperature cycling from 0°C to 70°C has a negligible (less than $10\mu V)$ hysteresis effect.

The offset voltage and drift performance are also affected by packaging. In the plastic N8 package the molding compound is in direct contact with the chip, exerting pressure on the surface. While NPN input transistors are largely unaffected by this pressure, JFET device matching and drift are degraded. Consequently, for best DC performance, as shown in the typical performance distribution plots, the TO-5 H package is recommended.

Noise Performance

The current noise of the LT1055/LT1056 is practically immeasurable at 1.8fA/ $\sqrt{\text{Hz}}$. At 25°C it is negligible up to 1G of source resistance, R_S (compound to the noise of R_S). Even at 125°C it is negligible to 100M of R_S.





APPLICATIONS INFORMATION

The voltage noise spectrum is characterized by a low 1/f corner in the 20Hz to 30Hz range, significantly lower than on other competitive JFET input op amps. Of particular interest is the fact that with any JFET IC amplifier, the frequency location of the 1/f corner is proportional to the square root of the internal gate leakage currents and, therefore, noise doubles every 20°C. Furthermore, as illustrated in the noise versus chip temperature curves, the 0.1Hz to 10Hz peak-to-peak noise is a strong function of temperature, while wideband noise ($f_0 = 1$ kHz) is practically unaffected by temperature.

Consequently, for optimum low frequency noise, chip temperature should be minimized. For example, operating an LT1056 at $\pm 5V$ supplies or with a 20°C/W case-to-ambient heat sink reduces 0.1Hz to 10Hz noise from typically 2.5 μ V_{P-P} ($\pm 15V$, free-air) to 1.5 μ V_{P-P}. Similiarly, the noise of an LT1055 will be 1.8 μ V_{P-P} typically because of its lower power dissipation and chip temperature.

High Speed Operation

Settling time is measured in the test circuit shown. This test configuration has two features which eliminate problems common to settling time measurments: (1) probe


capacitance is isolated from the "false summing" node, and (2) it does not require a "flat top" input pulse since the input pulse is merely used to steer current through the diode bridges. For more details, please see Application Note 10.

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress and component placement.

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F , the source resistance and capacitance (R_S , C_S), and the amplifier input capacitance ($C_{IN} \approx 4pF$). In low closed-loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With R_S ($C_S + C_{IN}$) = $R_F C_F$, the effect of the feedback pole is completely removed.

R_S C_S C_{IN} OUTPUT

Settling Time Test Circuit





APPLICATIONS INFORMATION


Phase Reversal Protection


Most industry standard JFET input op amps (e.g., LF155/LF156, LF351, LF411, OP15/16) exhibit phase reversal at the output when the negitive common mode limit at the input is exceeded (i.e., from -12V to -15V with $\pm 15V$ supplies). This can cause lock-up in servo systems. As shown below, the LT1055/LT1056 does not have this problem due to unique phase reversal protection circuitry (Q1 on simplified schematic).

Voltage Follower with Input Exceeding the Negative Common Mode Range










TYPICAL APPLICATIONS †

Exponential Voltage-to-Frequency Converter for Music Synthesizers




[†]For ten additional applications utilizing the LT1055 and LT1056, please see the LTC1043 data sheet and Application Note 3.




TYPICAL APPLICATIONS


12-Bit Charge Balance A/D Converter



Fast "No Trims" 12-Bit Multiplying CMOS DAC Amplifier




Fast, 16-Bit Current Comparator




LINEAR

TYPICAL APPLICATIONS

Temperature-to-Frequency Converter




100kHz Voltage Controlled Oscillator






TYPICAL APPLICATIONS


12-Bit Voltage Output D/A Converter



SIMPLIFIED SCHEMATIC




PACKAGE DESCRIPTION



N8 Package 8-Lead PDIP (Narrow .300 Inch)

(Reference LTC DWG # 05-08-1510)




NOTE: 1. DIMENSIONS ARE $\frac{\text{INCHES}}{\text{MILLIMETERS}}$



^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

TYPICAL APPLICATION


±120V Output Precision Op Amp



PACKAGE DESCRIPTION

\$8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1122	Fast Settling JFET Op Amp	340ns Settling Time, GBW = 14MHz, SR = 60V/μs
LT1792	Low Noise JFET Op Amp	$e_n = 6nV/\sqrt{Hz}$ Max at f = 1kHz