
Modeling at the RT Level


· A register transfer level (RTL) design consists of a set of registers connected by combinational logic.



EE332 Digital System Design, by Yu Yajun -- 2021

1

Free Running 4-bit counter



```
-- Synchronous segment
```

-- Combinational segment

c_reg <= "0000"; -- reset


 $c_next <= c_reg+1;$

c_reg <= c_next; -- clock edge</pre>

EE332 Digital System Design, by Yu Yajun -- 2021

2

4-bit modulo 10 counter



-- Synchronous segment -- Combinational segment

c_reg <= "0000"; -- reset

c_next <= "0000" when c_reg=9 else c_reg+1;


c_reg <= c_next; -- clock edge</pre>

EE332 Digital System Design, by Yu Yajun -- 2021

3

3

Count the sequence of 1, 9, 7, 6 and repeat



-- Synchronous segment -- Combinational segment

c_reg <= "0001"; -- reset

c_next <= "1001" when c_reg=1 else "0111" when c_reg=9 else


c_reg <= c_next; -- clock edge</pre>

"0110" when c_reg=7 else

EE332 Digital System Design, by Yu Yajun -- 2021

"0001"; 4

4-bit counter, increase 1 for every 10^6 clock cycles



5

4-bit counter, increase 1 for every 10^6 clock cycles

-- Synchronous segment


```
...
c_reg <= "0000";
n_reg <= "0000"; -- reset
...
c_reg <= c_next;
n_reg <= n_next; -- clock edge
```

-- Combinational segment

c_next <= c_reg + 1 when n_reg = 99999 else c_reg; n_next <= "00....00" when n_reg = 99999 else n_reg + 1;

EE332 Digital System Design, by Yu Yajun -- 2021

6



7

7

In-class Exercise

The duty cycle of a square wave is defined as the percentage of the on interval (i.e., logic 1) in a period. A PWM (pulse width modulation) circuit can generate an output with variable duty cycle. For a PWM with 4-bit resolution, the period of the square wave is 16 clock cycles. A 4-bit control signal, w, specifies the duty cycle. The w signal is interpreted as an unsigned integer and the duty cycle is w/16.

Design a completely synchronous programmable squarewave generator circuit by doing the following two steps.

- 1) Sketch the block diagram of the programmable squarewave generator circuit using components of registers, adders, multiplexers and other necessary functional blocks.
- 2) Based on the block diagram, develop the VHDL code of the circuit by using the two-segment coding style.

Sequential Add-and-Shift Multiplier

1. Multiply the digits of the multiplier (b4, b3, b2, b1 and b0) by the multiplicand A = (a4, a3, a2, a1, a0) one at a time to obtain b4*A, b3*A, b2*A, b1*A and b0*A.

```
bi * A = (a4 \cdot bi, a3 \cdot bi, a2 \cdot bi, a1 \cdot bi, a0 \cdot bi)
```

- 2. Shift bi * A to left by i position.
- 3. Add the shifted bi * A terms to obtain the final product.

9

```
n = 0;
                                                      a = a in;
                          a = a in;
p = 0;
                          b = b in;
                                                      b = b_in;
while (n!=8) {
                          n = 8;
                                                      n = 8;
                                                      p = 0;
  if (b_in(n) = 1)
                          p = 0;
                                                 op: if b(0) = 1 then {
                          while (n!=0) {
  then {
     p = p + (a_in << n); if (b(0) = 1) then {
                                                        p = p + a;
  }
                               p = p + a;
                                                      a = a << 1;
  n = n + 1;
}
                             a = a << 1;
                                                      b = b >> 1;
                                                      n = n - 1;
r_out = p
                             b = b >> 1;
                                                      if (n != 0) then{
                             n = n - 1;
                          }
                                                        goto op;
                          r_out = p
                                                      r_out = p
```

EE332 Digital System Design, by Yu Yajun -- 2021

```
a = a_in;
b = b_in;
n = 8;
p = 0;
op: if b(0) = 1 then {
    p = p + a;
}
a = a << 1;
b = b >> 1;
n = n - 1;
if (n != 0) then{
    goto op;
}
r_out = p
```

11

11

Design using FSM with Datapath

Example 1, 2019

- Let y_in and d_in are two non-negative numbers. Repetitive-subtraction division is an algorithm to implement division operation (y_in/d_in), where y_in and d_in are the dividend and divisor, respectively. The algorithm obtains the quotient (q_out) and the remainder (r_out) by subtracting d_in from y_in repeatedly until the remainder of y_in is smaller than d_in. The reminder of y_in is the reminder of the division and the times of the subtraction is the quotient of the division.
- Assume that all the input and output signals are *M*-bit wide std logic vector and interpreted as unsigned integers.
- When d_in=0, both q_out and r_out return *M*-bit '1'.

EE332 Digital System Design, by Yu Yajun -- 2021

```
if (d = 0) then {
      y0 = "11...11"; n = "11...11"; go to stop;
} -- set both q and r M-bit '1' when the divisor d is 0.
else{
      y0 = y_in;
      n = 0;
comp: if (y0 < d_in) then go to stop;
      else{
      sub:      y0 = y0 - d_in;
           n = n + 1;
           go to op;
      }
}
stop: q = n; r = y0;</pre>
```

13

13

The vector inner product c of two vectors a and b, given by

 $\boldsymbol{a} = \begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix} \qquad \boldsymbol{b} = \begin{bmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \end{bmatrix}$

Example 2, 2017

is defined by $c = \mathbf{a}^T \bullet \mathbf{b} = a_0 b_0 + a_1 b_1 + a_2 b_2 + a_3 b_3$

The elements of \boldsymbol{a} and \boldsymbol{b} are non-negative integers in the range from 0 to 63. Design a circuit to compute the vector inner product, given that the entity declaration is as follows:

```
entity VectMul is
  port (clk, reset, start: in std_logic;
    a0, a1, a2, a3: in std_logic_vector ( ? downto 0);
    b0, b1, b2, b3: in std_logic_vector ( ? downto 0);
    ready: out std_logic;
    c: out std_logic_vector ( ? downto 0));
end entity VectMul;
```

EE332 Digital System Design, by Yu Yajun -- 2021

- A re-triggerable one-shot pulse generator is a circuit that generates a single fixed-width pulse upon activation of a trigger signal. We assume that the width of the pulse is five clock cycles. The detailed specifications are listed below.

 Example 3. 2020
 - a) There are two input signals, go and stop, and one output signal pulse.
 - b) The go signal is the trigger signal that is usually asserted for only one clock cycle. During normal operation, assertion of the go signal activates the pulse signal for five clock cycles.
 - c) For each time that the go signal is asserted again during this interval, a new timing cycle is started, i.e., the count of the 5 clock cycles restarts.
 - d) If the stop signal is asserted during this interval, the pulse signal will be cut short and return to '0'.

Design the re-triggerable one-shot pulse generator by using finite state machine with datapath. The design can be completed by using two data registers: one register, named as pulse_reg, is to hold the status whether the output is during the interval of the generated pulse, and the other register, named as count, is to hold the counts of the pulse width.

EE332 Digital System Design, by Yu Yajun -- 2021

15

- Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation.
 The algorithm is as follows: Example 4, 2018
- If x is the count of bits of the multiplicand, and y is the count of bits of the multiplier:
 - **Step 1:** Draw a table with three rows and x + y + 1 columns. The width of each column is 1 bit. Label the rows as A (add), S (subtract), and P (product), respectively.
 - **Step 2:** Fill the first x bits of each row with the followings using two's complement notation:
 - A: the multiplicand
 - S: the negative of the multiplicand (in 2's complement format)
 - P: zeroes

```
Step 3: Fill the next y bits of each row as follows:
```

- A: zeroes
- S: zeroes
- P: the multiplier

Step 4: Fill the last bit of each row with a zero.

Step 5: Repeat the following two steps (Step 5.1 and Step 5.2) *y* times:

Step 5.1: If the last two bits in the product are

00 or 11: do nothing.

01: P = P + A. Ignore any overflow.

10: P = P + S. Ignore any overflow.

Step 5.2: Arithmetically shift the product right by one position.

Step 6: Drop the last bit (the least significant bit) from the product for the final result.

EE332 Digital System Design, by Yu Yajun -- 2021

17

17

```
An example is to find 3 \times (-4), with x = 4 and y = 4. We have:
```

```
A = 0011 \ 0000 \ 0
```

 $S = 1101\ 0000\ 0$

 $P = 0000 \ 1100 \ 0$

Perform Step 5.1 and Step 5.2 four times:

 $P = 0000 \ 1100 \ 0$. The last two bits are 00.

 $P = 0000 \ 0110 \ 0$. A right shift.

 $P = 0000 \ 0110 \ 0$. The last two bits are 00.

 $P = 0000\ 0011\ 0$. A right shift.

 $P = 0000\ 0011\ 0$. The last two bits are 10.

 $P = 1101\ 0011\ 0.\ P = P + S.$

 $P = 1110\ 1001\ 1$. A right shift.

 $P = 1110\ 1001\ 1$. The last two bits are 11.

 $P = 1111 \ 0100 \ 1$. A right shift.

Drop the last bit. The product is $1111\ 0100$, which is -12.

EE332 Digital System Design, by Yu Yajun -- 2021

实战: FPGA驱动VGA显示

- 目标
 - 实现一个独立的FPGA驱动VGA显示的模块
 - 显示彩条
 - 显示一幅静态的图像
 - 结合你自己的项目,显示相应的信息,比如
 - 用摄像头抓取信号,实时显示
 - 对图像处理,显示处理后图像的效果


EE332 Digital System Design, by Yu Yajun -- 2021

19

19

理解VGA显示原理

 VGA接口 (Video Graphic Array)



Pin 1: Red Pin 5: GND

Pin 2: Grn Pin 6: Red GND
Pin 3: Blue Pin 7: Grn GND
Pin 13: HS Pin 8: Blu GND
Pin 14: VS Pin 10: Sync GND

EE332 Digital System Design, by Yu Yajun -- 2021

20

理解VGA显示原理

• VGA接口管脚表

管脚	定义
1	红基色(Red)
2	绿基色(Green)
3	蓝基色(Blue)
13	行同步
14	场同步

EE332 Digital System Design, by Yu Yajun -- 2021

21

21

理解VGA显示原理

- 像素点构成:
 - VGA显示器上每一个像素点可以有多种颜色,由三基色信号R, G, B 组合构成。


R(bit)	G(bit)	B(bit)	可显示颜色数 (色彩 分辨率)
1	1	1	2×2×2=8
3	3	2	8×8×4=256
4	4	4	16x16x16=4096

Artix-7

EE332 Digital System Design, by Yu Yajun -- 2021

理解VGA显示原理

- VGA是如何实现显示的
 - VGA数据引脚1, 2, 3(RED, GREEN, BLUE)输入的不是0, 1数字信号, 而是模拟电压(0V-0.714V)。1, 2, 3引脚具有不同的电压时, VGA显示器显示不同的颜色。




- 但FPGA只能产生数字信号

EE332 Digital System Design, by Yu Yajun -- 2021


23

23



VGA通信协议

• VGA通信时序




帧时序和行时序都有四部分,分别是同步脉冲(Sync)、显示后沿(Back porch)、显示时序段(Display interval)和显示前沿(Front porch)
 o, p, q, r和 a, b, c, c

EE332 Digital System Design, by Yu Yajun -- 2021


25

25



EE332 Digital System Design, by Yu Yajun -- 2021

26




27

27

VGA显示的空间分辨率和刷新频率

- 空间分辨率:
 - 在VGA显示器上可以显示的像素的个数,例如800x600
- 刷新频率
 - 每秒钟显示的帧数, 比如60Hz
- 不同的分辨率,它的时序是不一样的。
 - 例如800*600@60Hz的VGA时序:



行时序(HSYNC数据线):


a	b	С	d	е		
拉低的128个列像素	拉高的88个列像素	拉高的800个列像素	拉高的40个列像素	总共1056个列像素		


帧时序(VSYNC数据线):

o	р	q	r	s		
拉低的4个行像素	拉高的23个行像素	拉高的600个行像素	拉高的1个行像素	总共628个行像素		

29

VGA显示的空间分辨率和刷新频率





- HS: output, to monitor, horizontal sync signal
- VS: output, to monitor, vertical sync signal
- BLANK: output, to client, blank signal, active when pixel is not in visible area
- HCOUNT: output, 11 bits, to client, horizontal pixel counter
- · VCOUNT: output, 11 bits, to client, vertical lines counter

31

31

VGA驱动模块


• HS和VS的产生

	显示模式	时钟	时钟 行时序(像素数) 帧时序(行数))			
	业小关八	(MHz)	а	b	С	d	е	0	р	q	r	S
	800×600@60	40.0	128	88	800	40	1056	4	23	600	1	628
Zero Detect Horizontal Synch Reset Pixel CLK Pixel Counter CLK Reset Pixels Reset Pixel Counter CLK Reset Pixels Reset Pixel Counter CLK Reset Pixels Reset Pixel								• HS • VS				

• 另外还需产生HCOUNT和VCOUNT

EE332 Digital System Design, by Yu Yajun -- 2021

显示彩条




EE332 Digital System Design, by Yu Yajun -- 2021

33

33

显示一幅静态图像



EE332 Digital System Design, by Yu Yajun -- 2021

34

35

35

Use Generic

```
library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
     generic (WID: natural); -- generic declaration
     port(
         a: in std_logic_vector(WID-1 downto 0);
         y: out std_logic
     );
end entity reduced_xor;
architecture loop_linear_arch of reduced_xor is
     signal tmp: std_logic_vector(WID-1 downto 0);
begin
     process (a, tmp) is
     begin
         tmp(0) \le a(0); -- boundary bit
         for i in 1 to (WID-1) loop
                 tmp(i) \le a(i) xor tmp(i-1);
         end loop;
     end process;
     y \le tmp(WID-1);
end architecture loop_linear_arch;
```

Use Unconstrained Array

```
library ieee; use ieee.std_logic_1164.all;
entity unconstrain_reduced_xor is
     port(
         a: in std_logic_vector;
         y: out std_logic
end entity unconstrain_reduced_xor;
architecture better_arch of unconstrain_reduced_xor is
     constant WID: natural := a'length;
     signal tmp: std_logic_vector(WID-1 downto 0);
     signal aa: std_logic_vector(WID-1 downto 0);
begin
     aa <= a;
     process (aa, tmp) is
     begin
         tmp(0) \le aa(0);
         for i in 1 to (WID-1) loop
                tmp(i) \le aa(i) xor tmp(i-1);
         end loop;
     end process;
     y \le tmp(WID-1);
end architecture better arch;
```

EE332 Digital System Design, by Yu Yajun -- 2021

Use Generate Statement

```
 \begin to $$ signal tmp: std_logic_vector(WID-1 downto 0); $$ begin tmp(0) <= a(0); $$ xor_gen: for i in 1 to (WID-1) generate tmp(i) <= a(i) xor tmp(i-1); $$ end generate; $$ y <= tmp(WID-1); $$ end architecture gen_linear_arch; $$ \end $$
```

Use Generate and if Generate Statement

```
architecture gen_if_arch of reduced_xor is
     signal tmp: std_logic_vector(WID-2 downto 1);
begin
     xor gen.
     for i in 1 to (WID-1) generate
         -- leftmost stage
         left_gen: if i = 1 generate
                 tmp(i) \le a(i) xor a(0);
         end generate;
         -- middle stage
         middle gen: if (i>1) and (i<(WID-1)) generate
                 tmp(i) \le a(i) xor tmp(i-1);
         end generate;
         -- rightmost stage
         right_gen: if i = (WID - 1) generate
                 y \le a(i) xor tmp(i-1);
         end generate;
     end generate;
end architecture gen_if_arch;
```

EE332 Digital System Design, by Yu Yajun -- 2021

37

37

```
Up or Down Counter
                                                         Up and Down Counter
entity up_or_down_counter is
                                                         entity up_and_down_counter is
     generic(WID: natural; UP: natural);
                                                               generic map (WID: natural)
     port(clk, reset: in std_logic;
                                                               port map( clk, reset: in std_logic;
         code: out std_logic_vector(WID-1 downto 0)
                                                                          mode: in std_logic;
                                                                          code: out std_logic_vector
end up_or_down_counter;
                                                                                     (2**WID-1 downto 0)
architecture arch of up_or_down_counter is
     signal r_reg, r_next: unsigned(WID-1 downto 0);
                                                         end up_and_down_counterr;
                                                         architecture arch of up and down counter is
      -- register
                                                              signal r_reg, r_next: unsigned(WID-1 downto 0);
     process (clk, reset)
                                                         begin
     begin
                                                               -- register
         if (reset = '1') then
                                                              process (clk, reset)
                r_reg <= (others => '0')
                                                               begin
         elsif (clk'event and clk='1') then
                                                                  if (reset = '1') then
                r_reg <= r_next;
                                                                         r_reg <= (others => '0')
         end if;
                                                                 q elsif (clk'event and clk='1') then
     end process;
                                                                          r_reg <= r_next;
      -- next-state logic
                                                                  end if:
     inc_gen: -- incrementor reset
                                                               end process;
     if UP = 1 generate
                                                               -- next-state logic
          r_next <= r_reg + 1;
                                                               r_next <= r_reg + 1 when mode ='0' else
     end generate;
                                                                           r_reg -1;
     dec_gen: -- decrementor
                                                               -- output logic
     if UP /= 1 generate
                                                               q <= std_logic_vector(r_reg);
           r_next <= r_reg - 1;
                                                       end architecture arch:
     end generate;
     q <= std_logic_vector(r_reg); -- output logic
end architecture arch;
    EE332 Digital System Design, by Yu Yajun -- 2021
                                                                                                         38
```

Binary Decoder using Generate Statement

using Loop Statement

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity bin_decoder is
     generic(WIDTH: natural);
     port( a: in std_logic_vector(WIDTH-1 downto 0);
            code: out std_logic_vector(2**WIDTH-1 downto 0)
end bin_decoder;
architecture gen_arch of bin_decoder is
                                                          architecture loop arch of bin decoder is
                                                          begin
begin
                                                            process (a)
  comp_gen:
  for i in 0 to (2**WIDTH-1) generate
                                                            begin
                                                               for i in 0 to (2**WIDTH-1) loop
     code(i) <= '1' when i = to_integer(unsigned(a)) else
                                                                  if i = to_integer(unsigned(a)) then
                                                                    code(i) <= '1';
  end generate:
end architecture gen_arch;
                                                                  else code(i) <= '0';
                                                                  end if:
                                                               end loop:
                                                             end process;
                                                          end architecture gen_arch;
```

EE332 Digital System Design, by Yu Yajun -- 2021

39

39

Reduced XOR circuit using Loop Statement

Binary Decoder using Generate Statement

```
library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
     generic (WIDTH: natural); -- generic declaration
     port(
         a: in std_logic_vector(WIDTH-1 downto 0);
         y: out std_logic
end entity reduced_xor;
architecture loop_linear_arch of reduced_xor is
     signal tmp: std_logic_vector(WIDTH-1 downto 0);
begin
     process (a, tmp) is
                                                   architecture gen_linear_arch of reduced_xor is
     begin
                                                        signal tmp: std_logic_vector(WIDTH-1 downto 0);
         tmp(0) \le a(0); -- boundary bit
         for i in 1 to (WIDTH-1) loop
                                                   begin
                tmp(i) \le a(i) xor tmp(i-1);
                                                        tmp(0) \le a(0);
         end loop;
                                                        xor_gen:
                                                            for i in 1 to (WIDTH-1) generate
     end process;
     y \le tmp(WIDTH-1);
                                                                    tmp(i) \le a(i) xor tmp(i-1);
end architecture loop_linear_arch;
                                                            end generate;
                                                         y \le tmp(WIDTH-1);
                                                   end architecture gen_linear_arch;
```

EE332 Digital System Design, by Yu Yajun -- 2021