

## MII Timing of RTL8305SB

MII Timing			Min.	Тур.	Max	Unit
MRXD/PTXD,	ts	MRXD[3:0]/PTXD[3:0], MRXDV/PTXEN to	2			ns
MRXDV/PTXEN, MCOL		MRXC/PTXC rising edge setup time				
Setup time						
MRXD/PTXD,	th	MRXD[3:0]/PTXD[3:0], MRXDV/PTXEN to	2			ns
MRXDV/PTXEN, MCOL		MRXC/PTXC rising edge hold time				
Hold time						
MTXD/PRXD, PCOL to	tov	Output delay from MTXC/PRXC rising edge to	3	4.5	6	ns
MTXC/PRXC delay		MTXD[3:0]/PRXD[3:0], PCOL				
100base PTXC, PRXC	teye	100base output MII clock cycle time		40±50 ppm		ns
10Base PTXC, PRXC	teye	10base output MII clock cycle time		400±50 ppm		ns



Receiving Data Timing (MRXD[3:0]/PTXD[3:0], MRXDV/PTXEN, MCOL)



Transmission Data Timing (MTXD[3:0]/PRXD[3:0], MTXEN/PRXDV, PCOL)

Sep. 5, 2002