

# RTL8186/RTL8186P

# WIRELESS LAN ACCESS POINT/ GATEWAY CONTROLLER

# **Preliminary DATASHEET**

Rev. 0.97 Aug 11, 2005

Track ID: XXXXXXXXX



### Realtek Semiconductor Corp.

No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan Tel: +886-3-5780211 Fax: +886-3-5776047 www.realtek.com.tw



#### **COPYRIGHT**

©2003 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

#### **DISCLAIMER**

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

### **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

### **USING THIS DOCUMENT**

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

### **REVISION HISTORY**

Revision	Release Date	Summary
0.97	2005/8/11	1. Add lead-free, green package ordering information
		2. Add thermal characteristics
		3. Add DC and AC characteristics
		4. Add base clock configuration definition of TCCNR
		5. Modify definition on GPIO Port E/F Direction Register
0.96	2005/7/4	Modify DPLL table, PCMISR, GPEPIN and some definitions on memory
		controller setting.
0.95	2005/4/8	Fix NOR flash and SDRAM chip select pin definition
0.94	2005/3/30	Revise GPIO (A/B/C/D/E/F) pins read/write definition
		Revise PCI memory space mapping
		Revise bridge definition
0.93	2005/2/24	Revise C19, C20 pin definition
0.92	2005/1/7	Fix PCI memory space mapping
0.91	2004/12/16	Fix GPIO configuration
0.9	2004/8/4	First preliminary release.

CONFIDENTIAL 2 PRELIMINARY v0.97



# Table of Contents

1. OVERVIEW	5
2. PIN ASSIGNMENTS	
3. PIN DESCRIPTION	
4. ADDRESS MAPPING	
5. REGISTER MAPPING	
6. SYSTEM CONFIGURATION	
REGISTER SUMMARY	
7. INTERRUPT CONTROLLER	
REGISTER SUMMARY	
8. MEMORY CONTROLLER	
REGISTER SUMMARY	
Timing Diagram	
9. ETHERNET NETWORK INTERFACE CONTROLLER	36
DESCRIPTOR DATA STRUCTURE	
REGISTER SUMMARY	
10. UART CONTROLLER	
REGISTER SUMMARY	
11. TIMER & WATCHDOG	
REGISTER SUMMARY	
12. GPIO CONTROL	
REGISTER SUMMARY	
13. IPSEC CRYPTO ENGINE	71
DESCRIPTOR DATA STRUCTURES USED IN CRYPTO ENGINE	
14. MIC CALCULATOR	
REGISTER SUMMARY	
15. PCM CONTROLLER	
REGISTER SUMMARY	
16. 802.11A/B/G WLAN CONTROLLER	
17. THERMAL CHARACTERISTICS	
18. DC CHARACTERISTICS	
19. AC CHARACTERISTICS	
20. DESIGN AND LAYOUT GUIDE	
21. MECHANICAL DIMENSIONS	127






20. ORDERING INFORMATION	130
21 PACKAGE IDENTIFICATION	130



### 1. Overview

The RTL8186 is a highly integrated system-on-a-chip (SoC), embedded with a high-performance 32-bit RISC processor, Ethernet, and WLAN controller. It is a cost-effective and high-performance solution for wireless LAN Access Point, wireless SOHO router, wireless Internet gateway systems, etc.

### System block diagram:



The embedded processor is a Lexra LX5280 32-bit RISC CPU, with separate 8K instruction and 8K data caches. A Memory Management Unit (MMU) allows the memory to be segmented and protected. Such protection is a requirement of modern operating systems (e.g., Windows NT, 2000, XP, Linux).

The processor pipeline is a dual-issue 6-stage architecture. The dual-issue CPU fetches two instructions per cycle, allowing two instructions to be executed concurrently in two pipes for an up to 30% improvement over uni-scalar architecture.

It includes two Fast Ethernet MACs, one possibly used for the LAN interface and the other connected to a WAN port. An IEEE 802.11a/b/g WLAN MAC+Baseband processor is embedded. By interfacing with an external Realtek RF module, it could provide the total solution for 2.4GHz or 5GHz WLAN system.

To support the emergence of VPN applications and the latest test criteria of ICSA, RTL8186 incorporates a full function SH1/MD5/DES/3DES/AES-128 crypto engine. The crypto engine offloads the packet authentication/encryption/decryption job with just a single pass of DMA, and thus it could achieve high performance when IPSEC is deployed in system.

RTL8186 provides a glueless interface for external SDRAM and flash memory devices. It allows customers to use from 1M to 64M bytes SDRAM/flash memory with 16-bit or 32-bit variable length in great flexibility. RTL8186 can also support NOR and NAND type flash, and booting from NAND type flash could be fulfilled without extra cost.

Additionally, RTL8186 provides UART, PCI and PCM interfaces as well as more than 60 GPIO (Programmable I/O) pins. With the PCM interface, the wireless VoIP applications are made possible.

Realtek will provide turn-key solution in both hardware and software. Beside the evaluation board, we will provide hardware reference design kit, and software development kit for customization and adding new features.

### **Features**

#### **Core Processor**

- LX5280 32-bit RISC architecture compatible to MIPS R3000 ISA-1
- Superscalar architecture, containing 2 execution pipelines with better performance
- Embedded with 8K I-Cache, 8K D-Cache, 4K I-RAM and 4K D-RAM



- 16-entry MMU supported
- Up to 180MHZ operating frequency

#### WLAN Controller

- Integrated IEEE 802.11a/b/g complied MAC and DSSS Baseband processor
- Data rate of 54M, 48M, 36M, 24M, 18M, 12M, 9M, 6M, 11M, 5.5M, 2M and 1M
- Support antenna diversity and AGC
- Support 802.11h DFS and TPC
- Embedded with encryption/decryption engine for 64 bits/128 bits WEP, TKIP/MIC and AES
- RF interface to Realtek 2.4G and 5G RF module

### **Fast Ethernet Controller**

- Fully compliant with IEEE 802.3/802.3u
- Supports MII interface with full and half duplex capability
- Supports descriptor-based buffer management with scatter-gather capability
- Supports IP, TCP, and UDP checksum offload
- Supports IEEE 802.1Q VLAN tagging and 802.1P priority queue
- Supports full duplex flow control (IEEE 802.3X)

#### **UART**

- 2 UART interfaces
- 16550 compatible
- 16 bytes FIFO size
- Auto CTS/RTS flow control

### **Memory Controller**

- Supports external 16/32-bit SDRAM with 2 banks access, up to 32M bytes for each bank
- Supports two external 16-bit NOR-type Flash memory, up to 8M bytes for each bank
- Supports two external 8-bit NAND-type Flash memory, up to 32M bytes for each bank
- Support boot from NAND type to reduce total bone cost

### **IPSEC Crypto Engine**

- Supports DES, 3DES and AES-128 encryption/decryption algorithm for ESP encryption with throughput up to 120Mbps
- Supports HMAC-MD5 and HMAC-SHA-1 authentication algorithms
- Supports CBC or EBC mode with DES/3DES/AES algorithm
- A 32-bit PRNG (pseudo random number generator)
- Single pass for both authentication and encryption/decryption

### **PCI Bridge**

- Complies with PCI 2.2.
- Supports four external PCI devices.
- Supports PCI master/slave mode with shared IRQ
- 3.3 and 5V I/O tolerance
- One of the PCI device supports memory mapping space up to 16M bytes, others up 512K bytes

### **GPIO**

- 11 dedicate programmable I/O ports and 58 shared GPIO ports
- Individually configurable to input, output and edge transition

### Watchdog/Timer/Counter

- Hardware watchdog timer, used to reset the processor if the system hangs.
- 4 sets of general timers/counter

#### **EJTAG**

■ Use standard IEEE 1149.1 JTAG interface for software debugging



### **PCM**

- Supports 4 audio channels
- Supports bus master mode
- Supports G..711 u-law and a-law


### **Package**

- RTL8186 208-Pin QFP (Without PCI Interface). RTL8186P 292-Pin TFBGA (With PCI Interface).

# 2. Pin Assignments

RTL8186 208-Pin QFP Pin Assignments:







### RTL8186P 292-Pin TFBGA Pin Assignments:

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Α		AKTSE	WEGGI	(SCL)	(PIO)*	MAI	MA13	MA10	(8AM)	(M A6)	MA5	$MA^3$	MAI	(DAR)	PCTCY	WLGR	HAM	L (010)	(NTB)	2.6EFO	TSSIO	$ _{A}$
В		(ED)	ROOM	GPIO8	(CS)	PIAM	(IAI)	(IAM)	(PAM)	(AM)	(AAM)	(M A 2)	(OAM)	(ACS)	(PCK)	(NTB)	L(NTB)		(0X)	VICH)	(SSI)	В
С		RPAPE	(ED)	MNER	RASB	(ASB)	GPIO)	(IAI)	INTB	RXD	RFTX	PFS	C(610 J)	QD)	8 (RXI-)	(VRN)	AGND	1(XQ-)	(DA)	AVDD	$\sim$	C
D		MAN	RDYB	HRAMI	E(IAI)	ANTSE	(D29)	(ISIN)	(SDA)	(TXI)	VDD3	$\sim$	3(DD3)	$\sim$	$\bigcirc$	AGNI	GND	$\sim$	RXAG	9	$\sim$	D
Е		MA20!	CIRST B		(AD2)	رت ا	KD-)				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		(0)	W		AG.		$\sim$	A (DD)		USIN	Е
F		(DDM)		A TOBI	PAPE													AVDD 3	-	(FOX)	$\simeq$	F
G		(MD2)	(IDM)		REQB?													VDD3	(0X)	(IXI)	(PIO)	G
Н		MCLX	(MD3)	(AD29)	(AD28)				(IND)	(GND)	GND	(GND)	(GND)	(ND)				V(DD3)	$\sim$	(TXI)	$(1\chi)$	Н
J		(MD5)	$MD^4$	V(DD3)8	(DD3)2	,			(GND)	(ND)	GND	GND	$\sim$	(ND)				(QA)	TIX	UCTS)	$\sim$	J
K		(MD6)	(MD)	V(DD)8	(QQ)	3			(GND)	(GND)	GND	(GND)	(GND)	(ND)			,	NAFCY	G(TB)	$\sim$	$\sim$	K
L		(MD8)	(IDI)	V(DD1)8	(aa)	3			(GND)	(ND)	GND	(GND)	(GND)	(GND)				URTSO		CBEB)		L
M		(I an)	(IDI)	$N(D_{13})$	MAFA!				(GND)	GND	GND	(GND)	(GND)	$\widetilde{GND}$				TRSW	r (D19)	WEGRI	(BEB)	М
N		(I an)	(IDI)	$\overline{}$	(MD9)				(GND)	(GND)	GND	(GND)	GND	(GND)				V(DD)	RODI)	$\sim$	~	N
P		(I an	(IDI)	(1D2)	(IDI)													RIFSG	(D31)	(P103)	(BEB)0	P
R		MD20	$(D^2)$	(ID2)	TRDY	3												TRSW	(FLB)	(BEB)	IKIFSD	R
Т		MD2	MD2	MD20	MD29												,	WKOR!	RERXE	u SOU	CALM	Т
U		(PIO)0	MD2)	MD28	NAFBY	LRXD	LTXD	COD	(1a)	(AD8)	$AD^2$	V(DD3)	VDD3	VDD3	TX	YTTY	(DI)	LRXD		MCS)	(D21)	U
V		STOPB	(ID3)		NAFRE	(XX)	(AD3)	REQB)	(D10)	$(AD^4)$	AD9	VQD)	(Ida)	(cs)	REQB	WAXD	WRXB	(D24)	(PIO)	EOB	0 (RXD2	V
W	,	LR(XD0)	YAFW EB	(PIO)	(RX)	LMDI	(AD6)	LB	WRXP	WRXV	A(CO)	WMD)	CPIO P	MCS	XTV)	ê (D13)	VRX)	) (DI)	(PIO)	A (D22)	WTXP 3	W
Y		LRXDN	MDC	(1019)	WTXD (0)	r(LXD)	TXD?	$\sim$	WRXB	C(610 j)	B (RX)	(PIO)	AD5	T(LXD)	(10 P)	(TX)	MCS	(ADI)	WMD	(DIG)	~	Y
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	_

# 3. Pin Description

### **Memory Interface**

Symbol	Type	208 QFP	256 BGA	Description
		Pin No	Pin No	
Memory Interface				
MDPIN[0]	I/O	163	F1	Data for SDRAM, Nor-type and NAND-type Flash.
MDPIN[1]		164	G2	
MDPIN[2]		165	G1	
MDPIN[3]		166	H2	

CONFIDENTIAL 9 PRELIMINARY v0.97



			1	
MDPIN[4]		167	J2	
MDPIN[5]		172	J1	
MDPIN[6]		173	K1	
MDPIN[7]		174	K2	
MDPIN[8]		176	L1	
MDPIN[9]		177	N4	
MDPIN[10]		178	L2	
MDPIN[11]		179	M1	
MDPIN[12]		180	M3	
MDPIN[13]		181	M2	
MDPIN[14]		183	N1	
MDPIN[15]		184	N3	
MDPIN[16]		186	N2	
MDPIN[17]		187	P1	
MDPIN[18]		191	P2	
MDPIN[19]		192	P4	
MDPIN[20]		193	R1	
MDPIN[21]		194	R2	
MDPIN[22]		195	P3	
MDPIN[23]		196	R3	
MDPIN[24]		197	T1	
MDPIN[25]		198	T2	
MDPIN[26]		199	Т3	
MDPIN[27]		203	U2	
MDPIN[28]		204	U3	
MDPIN[29]		205	T4	
MDPIN[30]		206	V2	
MDPIN[31]		207	V3	
MAPIN[0]	О	123	B12	Address for SDRAM, Nor-type and NAND-type Flash.
	U			
MAPIN[1]		124	A12	MAPIN[18-15] mapping to DQM[3-0] for SDRAM
		105	D 1 1	
MAPIN[2]		125	B11	
MAPIN[2] MAPIN[3]		126	A11	
MAPIN[2] MAPIN[3] MAPIN[4]		126 127		
MAPIN[2] MAPIN[3]		126	A11	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5]		126 127	A11 B10	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6]		126 127 128 130	A11 B10 A10 A9	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7]		126 127 128 130 131	A11 B10 A10 A9 B9	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8]		126 127 128 130 131 132	A11 B10 A10 A9 B9 A8	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9]		126 127 128 130 131 132 133	A11 B10 A10 A9 B9 A8 B8	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10]		126 127 128 130 131 132 133 134	A11 B10 A10 A9 B9 A8 B8	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11]		126 127 128 130 131 132 133 134 135	A11 B10 A10 A9 B9 A8 B8 A7 B7	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[11]		126 127 128 130 131 132 133 134 135 138	A11 B10 A10 A9 B9 A8 B8 A7 B7	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[11]		126 127 128 130 131 132 133 134 135 138 139	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14]		126 127 128 130 131 132 133 134 135 138 139 140	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[11]		126 127 128 130 131 132 133 134 135 138 139	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[14]		126 127 128 130 131 132 133 134 135 138 139 140	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[14] MAPIN[15] MAPIN[16]		126 127 128 130 131 132 133 134 135 138 139 140 141	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[15] MAPIN[16] MAPIN[16]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[16]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[17]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[19] MAPIN[20]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[10] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN	0	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1	SDRAM clock
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0]	0 0	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13	SDRAM clock Nor-type Flash chip select
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1]		126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169	A11 B10 A10 A9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13	Nor-type Flash chip select
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1] MCSPIN[2]	О	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169 37 38	A11 B10 A10 A9 B9 B8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13 V13 B13	
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1] MCSPIN[2] MCSPIN[3]	0	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169 37 38 120 143	A11 B10 A10 A9 B9 B8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13 V13 B13 B4	Nor-type Flash chip select  SDRAM chip select
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1] MCSPIN[1] MCSPIN[1] MCSPIN[1] MCSPIN[1]	О	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169 37 38 120 143	A11 B10 A10 A9 B9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13 V13 B13 B4 U19	Nor-type Flash chip select
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[12] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1] MCSPIN[1] MCSPIN[1] MCSPIN[2] MCSPIN[4] MCSPIN[5]	O O O	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169 37 38 120 143 54 39	A11 B10 A10 A9 B9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13 V13 B13 B4 U19 Y16	Nor-type Flash chip select  SDRAM chip select  NAND-type Flash chip select
MAPIN[2] MAPIN[3] MAPIN[4] MAPIN[5] MAPIN[6] MAPIN[6] MAPIN[7] MAPIN[8] MAPIN[9] MAPIN[10] MAPIN[11] MAPIN[12] MAPIN[13] MAPIN[13] MAPIN[14] MAPIN[15] MAPIN[16] MAPIN[16] MAPIN[17] MAPIN[18] MAPIN[19] MAPIN[20] MAPIN[20] MAPIN[21] SDCLKPIN MCSPIN[0] MCSPIN[1] MCSPIN[1] MCSPIN[1] MCSPIN[1] MCSPIN[1]	0	126 127 128 130 131 132 133 134 135 138 139 140 141 142 153 156 160 161 162 169 37 38 120 143	A11 B10 A10 A9 B9 B9 A8 B8 A7 B7 A6 C7 A5 B6 B5 D4 D1 F2 E1 G3 H1 W13 V13 B13 B4 U19	Nor-type Flash chip select  SDRAM chip select



CASBPIN	О	149	C5	SDRAM column address strobe
MWEBPIN	О	151	C3	Write enable for SDRAM and Flash
NAFBUSYBPIN	I	2	U4	NAND-type flash ready/busy status indication.
NAFWEBPIN	О	6	W2	NAND-type flash Write Enable.
NAFREBPIN	О	7	V4	NAND-type flash Read Enable.
NAFCLEPIN	О	76	K17	NAND-type flash Command Latch Enable.
NAFALEPIN	О	189	M4	NAND-type flash Address Latch Enable.
UART0 Interface				
UCTS0PIN	I	80	J19	Uart0 Clear-to-Send signal. This pin mux-ed function with I2C SDAPIN at 208 QFP package.
URTS0PIN	О	73	L17	Uart0 Request-to-Send signal. This pin mux-ed function with I2C SCLPIN at 208 QFP package.
USIN0PIN	I	79	E20	Uart0 In data signal.
USOUT0PIN	О	58	T19	Uart0 Out data signal.
UART1 Interface	1			
USIN1PIN	I	NA	D7	Uart1 In data signal.
USOUT1PIN	О	NA	В2	Uart1 Out data signal.
I2C Interface	1			
SDAPIN	I/O	NA	D8	I2C data signal.
SCLPIN	О	NA	A3	I2C clock signal.
PCM Interface	1 1			
PCKPIN	I/O	NA	B14	PCM clock signal.
PFSPIN	0	NA	C11	PCM FS signal.
PTXDPIN	0	NA	D9	PCM TX data signal.
PRXDPIN	0	NA	C9	PCM RX data signal.
WLAN Traffic LEI				
WLLED0PIN[0]	0	144	C2	WLAN Tx/Rx traffic indicator.
WLLED0PIN[1]	0	145	B1	WLAN Tx/Rx traffic indicator.
RF Interface for Re				WELL THIE WALL MANAGE
VREFO	X	113	A19	Not used in 8225 RF chipset.
VRP	X	112	B17	Not used in 8225 RF chipset.
VRN	X	111	C15	Not used in 8225 RF chipset.
RXIP	I	110	D14	Receive (Rx) In-phase Analog Data.
RXIN	I	109	C14	
RXQP	I	107	B18	Receive (Rx) Quadrature-phase Analog Data.
RXQN		106	C17	( ) ( 1 3
R15K	I/O	100	D17	This pin must be pulled low by a 15K $\Omega$ resistor.
RXAGC	0	97	D18	Not used in 8225 RF chipset.
TXAGC	0	96	C18	Not used in 8225 RF chipset.
RSSI	I	95	D19	Analog Input to the Receive Power A/D Converter for Receive AGC Control.
TSSI0	I	94	A20	Input to the Transmit Power A/D Converter for 2.4GHz Transmit AGC Control.
TSSI1	I	93	B20	Not used in 8225 RF chipset.
TXQP	O	90	H18	Not used in 8225 RF chipset.
TXQN	o	90 89	G18	Thot used in 6225 AT empset.
TXIN	0	88	G19	Not used in 8225 RF chipset.
TXIP	o	87	H19	Not used in 6225 Ki Chipset.
XI	I	81	H20	40 MHz OSC Input.
XIPWRSEL	I	104	B19	Operating frequency voltage selection between 3.3v and 1.8v.
TXQTP	O	86	F19	Transmit (TX) Quadrature-phase Analog Data.
TXQTN	o	85	F18	Transmit (171) Quadrature phase mining Data.
TXITP	0	84	J18	Transmit (TX) In-phase Analog Data.
TXITN	o	83	E19	Transmit (171) in phase maiog Data.
RIFSCKPIN	0	61	P17	Serial Clock Output.
THI DOM IIV		V1	11/	All operation mode switching and register setting is done by 4-wire serial interface.



RIFSDPIN	I/O	62	R20	Serial Data Input/Output.
RFLEPIN	O	63	R18	Serial Enable control.
CALENPIN	O	68	L20	Serial Read/Write control.
CALMODEPIN	I/O	59	T20	Not used in 8225 RF chipset.
VCOPDNPIN	O	74	L18	This pin is used to turn on/off RF transceiver.
hTRSWPIN	0	57	R17	Transmit/Receive path select.
TRSWBPIN	ŏ	75	M17	The TRSW select signal controls the direction of the Transmit/Receive
TRO W DI IIV		7.5	14117	switch.
RFTXENPIN	О	129	C10	Not used in 8225 RF chipset.
RFRXENPIN	O	55	T18	Not used in 8225 RF chipset.
LNAHLPIN	O	117	A16	Not used in 8225 RF chipset.
ANTSELPIN	O	147	A1	Antenna Select.
ANTSELBPIN	Ö	152	D5	The antenna detects signal change states as the receiver switches from
TH (TOEEDITI)		102		antenna to antenna during the acquisition process in antenna diversity
				mode.
A PAPEPIN	О	157	F4	2.4GHz Transmit Power Amplifier Power Enable.
B PAPEPIN	O	158	C1	Not used in 8225 RF chipset.
WLGPIOPIN[0]	I/O	52	T17	General purpose input/output pin.
WLGPIOPIN[1]	I/O	70	M19	General purpose input/output pin.
WLGPIOPIN[2]	I/O	71	K19	General purpose input/output pin.
WLGPIOPIN[3]	I/O	159	F3	General purpose input/output pin.
WLGPIOPIN[4]	I/O	119	A15	General purpose input/output pin.
WLGPIOPIN[5]	I/O	148	A2	General purpose input/output pin.
WLGPIOPIN[6]	I/O	82	D20	General purpose input/output pin.
RF Interface for Re				
VREFO	X	113	A19	Not used in 8255 RF chipset.
VRP	X	112	B17	Not used in 8255 RF chipset.
VRN	X	111	C15	Not used in 8255 RF chipset.
RXIP	I	110	D14	Receive (Rx) In-phase Analog Data.
RXIN	I	109	C14	receive (rea) in phase vinalog Bata.
RXQP	I	107	B18	Receive (Rx) Quadrature-phase Analog Data.
RXQN	-	106	C17	rioterio (car) Quantum primo rimano girum.
R15K	I/O	100	D17	This pin must be pulled low by a 15K $\Omega$ resistor.
RXAGC	0	97	D18	Not used in 8255 RF chipset.
TXAGC	O	96	C18	Not used in 8255 RF chipset.
RSSI	I	95	D19	Analog Input to the Receive Power A/D Converter for Receive AGC
11001	1	,,,	D1)	Control.
TSSI0	I	94	A20	Input to the Transmit Power A/D Converter for 2.4GHz Transmit AGC
				Control.
TSSI1	I	93	B20	Input to the Transmit Power A/D Converter for 5GHz Transmit AGC
				Control.
TXQP	О	90	H18	Transmit (TX) Quadrature-phase Analog Data.
TXQN	О	89	G18	
TXIN	О	88	G19	Transmit (TX) In-phase Analog Data.
TXIP	О	87	H19	
XI	I	81	H20	40 MHz OSC Input.
XIPWRSEL	I	104	B19	Operating frequency voltage selection between 3.3v and 1.8v.
TXQTP	О	86	F19	Not used in 8255 RF chipset.
TXQTN	О	85	F18	
TXITP	О	84	J18	Not used in 8255 RF chipset.
TXITN	О	83	E19	
RIFSCKPIN	О	61	P17	Serial Clock Output.
				All operation mode switching and register setting is done by 3-wire serial
	1			interface.
RIFSDPIN	I/O	62	R20	Serial Data Input/Output.
RIFSDPIN RFLEPIN CALENPIN	I/O O O	62 63 68	R20 R18 L20	



CALMODEPIN	I/O	59	T20	Not used in 8255 RF chipset.
VCOPDNPIN	O	74	L18	This pin is used to turn on/off RF transceiver.
TRSWPIN	O	57	R17	Transmit/Receive path select.
TRSWBPIN	O	75	M17	The TRSW select signal controls the direction of the Transmit/Receive switch.
RFTXENPIN	О	129	C10	Not used in 8255 RF chipset.
RFRXENPIN	О	55	T18	Not used in 8255 RF chipset.
LNAHLPIN	О	117	A16	Not used in 8255 RF chipset.
ANTSELPIN	О	147	A1	Antenna Select.
ANTSELBPIN	О	152	D5	The antenna detects signal change states as the receiver switches from antenna to antenna during the acquisition process in antenna diversity mode.
A_PAPEPIN	О	157	F4	2.4GHz Transmit Power Amplifier Power Enable.
B_PAPEPIN	О	158	C1	5GHz Transmit Power Amplifier Power Enable.
WLGPIOPIN[0]	I/O	52	T17	General purpose input/output pin.
WLGPIOPIN[1]	I/O	70	M19	General purpose input/output pin.
WLGPIOPIN[2]	I/O	71	K19	General purpose input/output pin.
WLGPIOPIN[3]	I/O	159	F3	General purpose input/output pin.
WLGPIOPIN[4]	I/O	119	A15	General purpose input/output pin.
WLGPIOPIN[5]	I/O	148	A2	General purpose input/output pin.
WLGPIOPIN[6]	I/O	82	D20	General purpose input/output pin.
LAN Interface			1	
LRXCPIN	I	13	W4	This is a continuous clock that is recovered from the incoming data. The RX clock is 25MHz in 100Mbps and 2.5Mhz in 10Mbs.
LRXDPIN[0]	I	3	W1	This is a group of 4 data signals aligned on nibble boundaries which are
LRXDPIN[1]		4	U5	driven synchronous to the RX clock by the external physical unit
LRXDPIN[2]		49	V20	
LRXDPIN[3]		50	U17	
LRXDVPIN	I	10	Y1	Data valid is asserted by an external PHY when receive data is present on the RXD[3:0] lines, and it is deasserted at the end of the packet. This signal is valid on the rising of the RXC.
LTXCPIN	I	34	Y15	TXC is a continuous clock that provides a timing reference for the transfer of TXD[3:0], TXE. In MII mode, it uses the 25 MHz or 2.5 MHz supplied by the external PMD device.
LTXEPIN	О	11	V5	Indicates the presence of valid nibble data on TXD[3:0].
LTXDPIN[0]	О	31	Y13	Four parallel transmit data lines which are driven synchronous to the TXC
LTXDPIN[1]		19	U6	for transmission by the external physical layer chip.
LTXDPIN[2]		20	Y5	
LTXDPIN[3]		21	Y6	
LCOLPIN	I	14	U7	This signal is asserted high synchronously by the external physical unit upon detection of a collision on the medium. It will remain asserted as long as the collision condition persists.
LMDIOPIN	I/O	15	W5	Management Data Input/Output: This pin provides the bi-directional signal used to transfer management information.
LMDCPIN	О	12	Y2	Management Data Clock: This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks.
WAN Interface			1	, , , , , , , , , , , , , , , , , , , ,
WRXCPIN	I	26	Y10	This is a continuous clock that is recovered from the incoming data. The RX clock is 25MHz in 100Mbps and 2.5Mhz in 10Mbs.
WRXDPIN[0]	I	47	V16	This is a group of 4 data signals aligned on nibble boundaries which are
WRXDPIN[1]		23	W8	driven synchronous to the RX clock by the external physical unit
WRXDPIN[2]		24	Y8	
WRXDPIN[3]		43	W16	
WRXDVPIN	I	25	W9	Data valid is asserted by an external PHY when receive data is present on the RXD[3:0] lines, and it is deasserted at the end of the packet. This signal is valid on the rising of the RXC.
WTXCPIN	I	41	U14	TXC is a continuous clock that provides a timing reference for the transfer
WIZCIIN	1	71	014	of TXD[3:0], TXE. In MII mode, it uses the 25 MHz or 2.5 MHz supplied



				by the external PMD device.
WTXEPIN	О	40	W14	Indicates the presence of valid nibble data on TXD[3:0].
WTXDPIN[0]	O	17	Y4	Four parallel transmit data lines which are driven synchronous to the TXC
WTXDPIN[1]		44	U15	for transmission by the external physical layer chip.
WTXDPIN[2]		45	V15	The state of the s
WTXDPIN[3]		46	W20	
WCOLPIN	I	27	W10	This signal is asserted high synchronously by the external physical unit
, COLI II V	1	-,	,,,10	upon detection of a collision on the medium. It will remain asserted as long
				as the collision condition persists.
WMDIOPIN	I/O	42	Y18	Management Data Input/Output: This pin provides the bi-directional signal
, , , , , , , , , , , , , , , , , , ,	1, 0		110	used to transfer management information.
WMDCPIN	0	30	W11	Management Data Clock: This pin provides a clock synchronous to MDIO,
, , , , , , , , , , , , , , , , , , ,		50	****	which may be asynchronous to the transmit TXC and receive RXC clocks.
GPIO Group A				which may be abytement as to the transmit fire and reverse factoris.
GPAPIN[0]	I/O	77	G20	
GPAPIN[1]	I/O	78	F20	
GPAPIN[2]	I/O	65	N19	
GPAPIN[3]	I/O	66	P19	
GPAPIN[4]	I/O	48	V18	
GPAPIN[5]	I/O	29	Y11	
GPAPIN[6]	I/O	33	W12	This pin also be JTAG TDI when JTAG function is enabled.
	I/O	8	W12 W3	This pin also be JTAG TMS when JTAG function is enabled.  This pin also be JTAG TMS when JTAG function is enabled.
GPAPIN[7]				
GPAPIN[8]	I/O	146	B3	This pin also be JTAG_TRSTN when JTAG function is enabled.
GPAPIN[9]	I/O	116	A17	This pin also be JTAG_TDO when JTAG function is enabled.
GPAPIN[10]	I	188	U1	EXTERNAL RESET_
GPIO Group F	1.0	27.		
GPFPIN[0]	I/O	NA	Y3	Reserved
GPFPIN[1]	I/O	NA	C12	
GPFPIN[2]	I/O	NA	Y9	
GPFPIN[3]	I/O	NA	W18	
GPFPIN[4]	I/O	NA	A4	
GPFPIN[5]	I/O	NA	C6	
PCI Interface			r	
PCIADPIN[0]	I/O	NA	J20	PCI address and data multiplexed pins. The address phase is the first clock
PCIADPIN[1]	I/O	NA	J17	cycle in which FRAMEB is asserted. During the address phase, AD31-0
PCIADPIN[2]	I/O	NA	U10	contains a physical address (32 bits). For I/O, this is a byte address, and for
PCIADPIN[3]	I/O	NA	V6	configuration and memory, it is a double-word address. Write data is stable and
PCIADPIN[4]	I/O	NA	V9	valid when IRDYB is asserted. Read data is stable and valid when TRDYB is
PCIADPIN[5]	I/O	NA	Y12	asserted. Data I is transferred during those clocks where both IRDYB and
PCIADPIN[6]	I/O	NA	W6	TRDYB are asserted.
PCIADPIN[7]	I/O	NA	Y7	
PCIADPIN[8]	I/O	NA	U9	
PCIADPIN[9]	I/O	NA	V10	
PCIADPIN[10]	I/O	NA	V8	
PCIADPIN[11]	I/O	NA	W17	
PCIADPIN[12]	I/O	NA	Y20	
PCIADPIN[13]	I/O	NA	Y17	
PCIADPIN[14]	I/O	NA	U16	
PCIADPIN[15]	I/O	NA	W15	
PCIADPIN[16]	I/O	NA	Y19	
PCIADPIN[17]	I/O	NA	U8	
PCIADPIN[18]	I/O	NA	Y14	
PCIADPIN[19]	I/O	NA	M18	
PCIADPIN[20]	I/O	NA	U18	
PCIADPIN[21]	I/O	NA	U20	
PCIADPIN[22]	I/O	NA	W19	
PCIADPIN[23]	I/O	NA	K20	
PCIADPIN[24]	I/O	NA	V17	



				<del>_</del>
PCIADPIN[25]	I/O	NA	E4	
PCIADPIN[26]	I/O	NA	D6	
PCIADPIN[27]	I/O	NA	E3	
PCIADPIN[28]	I/O	NA	H4	
PCIADPIN[29]	I/O	NA	Н3	
PCIADPIN[30]	I/O	NA	N20	
PCIADPIN[31]	I/O	NA	P18	
	I/O	NA NA	P20	DCI has command and hate another multiples of nine. During the address
CBEBPIN[0]				PCI bus command and byte enables multiplexed pins. During the address
CBEBPIN[1]	I/O	NA	R19	phase of a transaction, C/BE3-0 define the bus command. During the data
CBEBPIN[2]	I/O	NA	M20	phase, C/BE3-0 are used as Byte Enables. The Byte Enables are valid for
CBEBPIN[3]	I/O	NA	L19	the entire data phase and determine which byte lanes carry meaningful data. C/BE0 applies to byte 0, and C/BE3 applies to byte 3.
PCICLKPIN	О	NA	A14	PCI clock: This clock input provides timing for all PCI transactions and is input to the PCI device.
PCIRTSBPIN	О	NA	E2	Reset: Active low signal to reset the PCI device.
FRAMEBPIN	I/O	NA	D3	Cycle Frame: As a bus master, this pin indicates the beginning and duration
			_	of an access. FRAMEB is asserted low to indicate the start of a bus
				transaction. While FRAMEB is asserted, data transfer continues. When
				FRAMEB is deasserted, the transaction is in the final data phase.
				As a target, the device monitors this signal before decoding the address to
				check if the current transaction is addressed to it.
IRDYBPIN	I/O	NA	D2	Initiator Ready: This indicates the initiating agent's ability to complete the
IKDIDIIN	1/0	INA	102	current data phase of the transaction.
				As a bus master, this signal will be asserted low when the RTL8186 is
				ready to complete the current data phase transaction. This signal is used in
				conjunction with the TRDYB signal. Data transaction takes place at the
				rising edge of CLK when both IRDYB and TRDYB are asserted low. As a
				target, this signal indicates that the master has put data on the bus.
TRDYBPIN	I/O	NA	R4	Target Ready: This indicates the target agent's ability to complete the
				current phase of the transaction.
				As a bus master, this signal indicates that the target is ready for the data
				during write operations and with the data during read operations. As a
				target, this signal will be asserted low when the (slave) device is ready to
				complete the current data phase transaction. This signal is used in
				conjunction with the IRDYB signal. Data transaction takes place at the
				rising edge of CLK when both IRDYB and TRDYB are asserted low.
STOPBPIN	I/O	NA	V1	Stop: Indicates that the current target is requesting the master to stop the
			, -	current transaction.
DEVSELBPIN	I/O	NA	W7	Device Select: As a bus master, the RTL8186 samples this signal to insure
DE V SEEDI II V	1/0	11/1	** /	that a PCI target recognizes the destination address for the data transfer.
PARPIN	I/O	NA	A13	Parity: This signal indicates even parity across AD31-0 and C/BE3-0
FARFIN	1/0	INA	A13	
				including the PAR pin. PAR is stable and valid one clock after each address
				phase. For data phase, PAR is stable and valid one clock after either
				IRDYB is asserted on a write transaction or TRDYB is asserted on a read
				transaction. Once PAR is valid, it remains valid until one clock after the
				completion of the current data phase. As a bus master, PAR is asserted
				during address and write data phases. As a target, PAR is asserted during
				read data phases.
REQB0PIN	I	NA	V19	Request: Request indicates to the arbiter that this agent desires use of the
				bus.
GNTB0PIN	О	NA	K18	Grant: Grant indicate to the agent that access to the bus has been granted.
REQB1PIN	I	NA	V14	Request: Request indicates to the arbiter that this agent desires use of the
				bus.
GNTB1PIN	О	NA	B15	Grant: Grant indicate to the agent that access to the bus has been granted.
REQB2PIN	I	NA	V7	Request: Request indicates to the arbiter that this agent desires use of the
222111		11/1	, ,	bus.
GNTB2PIN	О	NA	A18	Grant: Grant indicate to the agent that access to the bus has been granted.
REQB3PIN	I	NA NA	G4	Request: Request indicates to the arbiter that this agent desires use of the
KEQDSLIN	1	INA	U4	request. Request mulcales to the aroller that this agent desires use of the



				bus.
GNTB3PIN	О	NA	B16	Grant: Grant indicate to the agent that access to the bus has been granted.
INTB0PIN	I	NA	C8	Interrupt A: Used to request an interrupt. It is asserted low when an interrupt condition occurs, as defined by the Interrupt Status, Interrupt Mask.
Power & GND				
DVDD33	-	18 36 51 69	D10 D11 D12 G17	CPU power +3.3V (Digital),
		122 137 155 171 185	H17 J3 J4 K4 U11	
		201	U12 U13	
DGND33	-	16 35 53 72 121 136	H10 H11 H12 H13 H8 H9	CPU 3.3 GND (Digital)
		154 168 182 200	J10 J11 J12 J13	
DVDD18	-	1 9 28 60 67 114 118 175 202	C13 D13 K3 L3 L4 N17 N18 V11	CPU +1.8V (Digital)
DGND18	-	5 22 32 56 64 115 170 190 208	J8 J9 K10 K11 K12 K13 K8 K9 L10 L11 L12 L13 L8 L9 M10 M11 M12 N10 N11 N12 N13 N8	CPU 1.8Ground (Digital)



			M13	
			M8	
			M9	
VDDA	-	102	E17	Wireless LAN power 3.3V(Analog)
		103	E18	
			F17	
GNDA	-	101	C16	Wireless LAN Ground (Analog)
		105	D15	
			D16	
GNDSUB	-	108	-	Wireless LAN Ground (Analog), GA7 VSUB
VDDBG	-	99	-	Analog VDD for WLAN Baseband.
GNDBG	-	98	-	Analog GND for WLAN Baseband.
VDDPLL	-	92	C19	PLL power(Analog)
GNDPLL	-	91	C20	PLL Ground(Analog)

## 4. Address Mapping

The RTL8186 supports up to 4 gigabytes of logical address space, mapped to two kinds of memory device (SDRAM and ROM/FLASH). The memory address mapping is managed by MMU, which translates the virtual address to physical address. The memory is segmented into four regions by its access mode and caching capability as shown in following table.

Segment	Size	Caching	Virtual address range	Physical address range	Mode
KUSEG	2048M	cacheable	0x0000_0000-0x7fff_ffff	set in TLB	user/kernel
KSEG0	512M	cacheable	0x8000_0000-0x9fff_ffff	0x0000_0000-0x1fff_ffff	kernel
KSEG1	512M	uncachable	0xa000_0000-0xbfff_ffff	0x0000_0000-0x1fff_ffff	kernel
KSEG2	512M	cacheable	0xc000_0000-0xfeff_ffff	set in TLB	kernel
KSEG2	512M	cacheable	0xff00_0000-0xffff_ffff	0xff00_0000-0xffff_ffff	kernel


The RTL8186 has two memory mapping modes: direct memory mapping and TLB (Translation Look-aside Buffer) address mapping. When virtual address is located in the regions KSEG0, KSEG1 or higher half of KSEG2 segments, it physical address will be mapped directly from virtual address with an offset. If a virtual address is used in the region of KUSEG or lower half of KSEG2 segment, its physical address will be referred from TLB entry. RTL8186 contains 16 TLB entries, each of which maps to a page, with read/write access, cache-ability and process id.

In RTL8186, SDRAM is mapped from physical address 0x0000\_0000 to maximum 0x03ff\_ffff (64M bytes). After reset, RTL8186 will start to fetch instructions from logical address 0xbfc0\_0000, the starting address of first flash memory. The flash memory is mapped from physical address 0x1fc0\_0000 to maximum 0x1fff\_ffff (4M bytes). If flash size is greater than 4M, the physical address of flash memory more than 4M, will map from 0x1e40\_0000 to 0x1eff\_ffff.

CONFIDENTIAL 17 PRELIMINARY v0.97



### Memory Map (without TLB):



The memory map of RTL8186 I/O devices and registers are located in KSEG1 segment (uncacheable region). The following table illustrates the address map:

Virtual address range	Size (bytes)	Mapped device
0xBD01_0000 - 0xBD01_0FFF	4K	Special function registers (note)
0xBD01_1000 - 0xBD01_1FFF	4K	Memory controller registers
0xBD10_0000 - 0xBD17_FFFF	512K	IPSec Crypto Engine registers
0xBD18_0000 - 0xBD1F_FFFF	512K	TKIP MIC calculator registers
0xBD20_0000 - 0xBD27_FFFF	512K	Ethernet0
$0xBD28\_0000 - 0xBD2F\_FFFF$	512K	PCM
0xBD30_0000 - 0xBD3F_FFFF	1M	Ethernet1
$0xBD40\_0000 - 0xBD4F\_FFFF$	1M	WLAN controller
0xBD50_0000 - 0xBD5F_FFFF	1M	IO map address of PCI device
0xBD60_0000 - 0xBD67_FFFF	512K	Memory map address of PCI device
		0, 1
0xBD68_0000 - 0xBD6F_FFFF	512K	Memory map address of PCI device
		2
0xBB00_0000 - 0xBB07_FFFF	512K	Memory map address of PCI device
		3
0xBD71_0000 - 0xBD71_FFFF	64K	Configuration space of PCI device0
0xBD72_0000 - 0xBD72_FFFF	64K	Configuration space of PCI device1
0xBD74_0000 - 0xBD74_FFFF	64K	Configuration space of PCI device2
0xBD78_0000 - 0xBD78_FFFF	64K	Configuration space of PCI device3

NOTE: The special function includes interrupt control, timer, watchdog, UART, and GPIO.



# 5. Register Mapping

The following table displays the address mapping of the all registers:

Virtual Address	Register Symbol	Register Name
	Inte	errupt Controller
0xBD01_0000	GIMR	Global mask register
0xBD01_0004	GISR	Global interrupt status register
_	Sc	ratch Registers
0xBD01_0040	SR0	Scratch register 0
0xBD01 0044	SR1	Scratch register 1
0xBD01 0048	SR2	Scratch register 2
0xBD01_004C	SR3	Scratch register 3
		Timer
0xBD01_0050	TCCNT	Timer/Counter control register
0xBD01_0054	TCIR	Timer/Counter interrupt register
0xBD01_0058	CBDR	Clock division base register
0xBD01_005C	WDTCNR	Watchdog timer control register
0xBD01_0060	TC0DATA	Timer/Counter 0 data register
0xBD01_0064	TC1DATA	Timer/Counter 1 data register
0xBD01_0068	TC2DATA	Timer/Counter 2 data register
0xBD01_006C	TC3DATA	Timer/Counter 3 data register
0xBD01_0070	TC0CNT	Timer/Counter 0 count register
0xBD01_0074	TC1CNT	Timer/Counter 1 count register
0xBD01_0078	TC2CNT	Timer/Counter 2 count register
0xBD01_007C	TC3CNT	Timer/Counter 3 count register
		UART0
0xBD01_00C3	UART0_RBR	UART0 receiver buffer register
0xBD01_00C3	UART0_THR	UART0 transmitter holding register
0xBD01_00C3	UART0_DLL	UART0 divisor latch LSB
0xBD01_00C7	UART0_DLM	UART0 divisor latch MSB
0xBD01_00C7	UART0_IER	UART0 interrupt enable register
0xBD01_00CB	UART0_IIR	UART0 interrupt identification register
0xBD01_00CB	UART0_FCR	UART0 FIFO control register
0xBD01_00CF	UART0_LCR	UART0 line control register
0xBD01_00D3	UART0_MCR	UART0 modem control register
0xBD01_00D7	UART0_LSR	UART0 line status register
0xBD01_00DB	UART0_MSR	UART0 modem status register
0xBD01_00DF	UART0_SCR	UART0 scratch register
		UART1
0xBD01_00E3	UART1_RBR	UART1 receiver buffer register
0xBD01_00E3	UART1_THR	UART1 transmitter holding register
0xBD01_00E3	UART1_DLL	UART1 divisor latch LSB
0xBD01_00E7	UART1_DLM	UART1 divisor latch MSB
0xBD01_00E7	UART1_IER	UART1 interrupt enable register
0xBD01_00EB	UART1_IIR	UART1 interrupt identification register
0xBD01_00EB	UART1_FCR	UART1 FIFO control register
0xBD01_00EF	UART1_LCR	UART1 line control register
0xBD01_00F3	UART1_MCR	UART1 modem control register
0xBD01_00F7	UART1_LSR	UART1 line status register
0xBD01_00FB	UART1_MSR	UART1 modem status register
0xBD01_00FF	UART1_SCR	UART1 scratch register
		Configuration register
0xBD01_0100	BDGCR	BDG0, BDG1 and PCI bridge configuration register
0xBD01_0104	PLLMNR	DLL M ,N parameter register
0xBD01_0108	SYSCLKR	System clock setting register



0-DD01_0110	TIZNID	Mantan talam antina mariatan			
0xBD01_0110	TKNR	Master token setting register			
0xBD01_0114	BDGWTR	Bridge master weight setting register			
0xBD01_0118	PCIWTR	PCI master weight setting register			
0DD01-0120	CDADDATA	GPIO A/B			
0xBD01_0120	GPABDATA	Port A/B data register			
0xBD01_0124	GPABDIR	Port A/B direction register			
0xBD01_0128	GPABIMR	Port A/B interrupt mask register			
0xBD01_012C GPABISR Port A/B interrupt register					
0v.DD01_0120	CDCDDATA	GPIO C/D Port C/D data register			
0xBD01_0130 0xBD01_0134	GPCDDATA GPCDDIR	Port C/D data register  Port C/D direction register			
0xBD01_0134 0xBD01_0138	GPCDIMR	Port C/D interrupt mask register			
0xBD01_0136	GPCDISR	Port C/D interrupt mask register			
0XBD01_013C	OI CDISK	GPIO E/F			
0xBD01 0140	GPEFDATA	Port E/F data register			
0xBD01_0140	GPEFDIR	Port E/F direction register			
0xBD01_0144	GPEFIMR	Port E/F interrupt mask register			
0xBD01_0146	GPEFISR	Port E/F interrupt register			
0XDD01_01+C	OTLITION	GPIO G			
0xBD01 0150	GPGDATA	Port G data register			
0xBD01_0154	GPGDIR	Port G direction register			
0xBD01_0154	GPGIMR	Port G interrupt mask register			
0xBD01_015C	GPGISR	Port G interrupt register			
0XDD01_015C		emory controller			
0xBD01 1000	MCR	Memory configuration register			
0xBD01 1004	MTCR0	Memory timing configuration register 0			
0xBD01 1008	MTCR1	Memory timing configuration register 1			
0xBD01 100C	NCR	NAND flash Control Register			
0xBD01 1010	NCAR	NAND flash Command Register			
0xBD01 1014	NADDR	NAND flash Address Register			
0xBD01 1018	NDR	NAND flash Data Register			
_	IPS	ec Crypto Engine			
0xBD10_0000	IPSSDAR	IPSec Source Descriptor Starting Address Register			
0xBD10_0004	IPSDDAR	IPSec Destination Descriptor Starting Address Register			
0xBD10_0008	IPSCFR	IPSec Configuration Register			
0xBD10_0009	IPSCR	IPSec Command Register			
0xBD10_000A	IPSIMR	IPSec Interrupt Mast Register			
0xBD10_000B	IPSISR	IPSec Interrupt Status Register			
0xBD10_000C	IPSCTR	IPSec Control Register			
		PMIC Calculator			
0xBD18_0000	MICLVAL	MIC L value Register			
0xBD18_0004	MICRVAL	MIC R value Register			
0xBD18_0008	MICSAR	MIC Start Address Register			
0xBD18_000C	MICLENR	MIC Length Register			
0xBD18_0010	MICDMAR	MIC DMA Length Register			
0xBD18_0014	MICCR	MIC Control Register			
0xBD18_0018	MICPSNR	MIC Pseudo Random Number Register			
0 DD20 0000	ETHO IDD	Ethernet0			
0xBD20_0000	ETHO_IDR	Ethernet0 ID register			
0xBD20_0008	ETHO_MAR	Ethernet0 Multicast Register			
0xBD20_0010	ETHO_TXOKCNT	Ethernet0 Transmit OK Counter Register			
0xBD20_0012	ETHO_RXOKCNT	Ethernet0 Receive OK Counter Register			
0xBD20_0014	ETHO_TXERR	Ethernet0 Transmit Error Counter Register			
0xBD20_0016	ETHO_RXERR	Ethernet0 Receive Error Counter Register			
0xBD20_0018 0xBD20_001A	ETH0_MISSPKT ETH0_FAE	Ethernet0 Missed Packet Counter Register Ethernet0 Frame Alignment Error Counter Register			
0xBD20_001A 0xBD20_001C	ETHO_FAE ETHO TX1COL	Ethernet0 Transmit 1 <sup>st</sup> Collision Counter Register			
0XDD20_001C	ETHU_TATCOL	Emerieto fransint i Comsion Counter Register			



<u></u>	I	
0xBD20_001E	ETH0_TXMCOL	Ethernet0 Transmit Multi-Collision Counter Register
0xBD20_0020	ETH0_RXOKPHY	Ethernet0 RX Physical Address Matched Register
0xBD20_0022	ETH0_RXOKBRD	Ethernet0 RX OK of Broadcast Matched Register
0xBD20_0024	ETH0_RXOKMUL	Ethernet0 RX OK of Multicast Matched Register
0xBD20_0026	ETH0_TXABT	Ethernet0 TX Abort Counter Register
0xBD20_0028	ETH0_TXUNDRN	Ethernet0 TX under-run Counter Register
0xBD20_0034	ETH0_TRSR	Ethernet0 Transmit/Receive Status Register
0xBD20_003B	ETH0_CR	Ethernet0 Command Register
0xBD20_003C	ETH0_IMR	Ethernet0 Interrupt Mask Register
0xBD20_003E	ETH0_ISR	Ethernet0 Interrupt Status Register
0xBD20 0040	ETH0 TCR	Ethernet0 Transmit Configuration Register
0xBD20 0044	ETH0 RCR	Ethernet0 Receive Configuration Register
0xBD20 0058	ETH0 MSR	Ethernet0 Media Status Register
0xBD20 005C	ETHO MIIAR	Ethernet0 MII Access Register
0xBD20 1300	ETH0 TXFDP1	Ethernet0 TX First Descriptor 1 Register
0xBD20 1304	ETH0 TXCDO1	Ethernet0 TX Current Descriptor Offset 1 Register
0xBD20 1380	ETH0 TXFDP2	Ethernet0 TX First Descriptor 2 Register
0xBD20_1384	ETH0_TXCDO2	Ethernet0 TX Current Descriptor Offset 2 Register
0xBD20_1384 0xBD20_13F0	ETHO_TXCDO2	Ethernet0 RX First Descriptor Register
0xBD20_13F0 0xBD20_13F4	ETHO_RXI DI	Ethernet0 RX Current Descriptor Offset Register
0xBD20_13F6	_	Ethernet0 RX Descriptor Ring Size Register
0xBD20_1310 0xBD20_1430		Ethernet0 RX CPU's Descriptor Number Register
0xBD20_1430 0xBD20_1432		
0xBD20_1432 0xBD20_1434	ETHO_KAPSEDESC_	Ethernet0 RX Descriptor Number difference Register
0XBD20_1434	_	Ethernet0 I/O Command Register
0DD20 0000		CM Controller
	PCMCR PCMCHCNIP	PCM interface Control Register
	PCMCHCNR PCM/TECR	PCM Channel specific Control Register
	PCMTSR PCMPGIZE	PCM Time Slot Assignment Register
	PCMBSIZE	PCM Channels Buffer Size register
	CH0TXBSA	PCM Channel 0 TX buffer starting address pointer
	CH1TXBSA	PCM Channel 1 TX buffer starting address pointer
	CH2TXBSA	PCM Channel 2 TX buffer starting address pointer
	CH3TXBSA	PCM Channel 3 TX buffer starting address pointer
	CH0RXBSA	PCM Channel 0 RX buffer starting address pointer
	CH1RXBSA	PCM Channel 1 RX buffer starting address pointer
	CH2RXBSA	PCM Channel 2 RX buffer starting address pointer
	CH3RXBSA	PCM Channel 3 RX buffer starting address pointer
	PCMIMR	PCM channels Interrupt Mask Register
0xBD28_0034	PCMISR	PCM channels Interrupt Status Register
		Ethernet1
0xBD30_0000	ETH1_IDR	Ethernet1 ID register
0xBD30_0008	ETH1_MAR	Ethernet1 Multicast Register
0xBD30_0010	ETH1_TXOKCNT	Ethernet1 Transmit OK Counter Register
0xBD30_0012	ETH1_RXOKCNT	Ethernet1 Receive OK Counter Register
0xBD30 0014	ETH1 TXERR	Ethernet1 Transmit Error Counter Register
0xBD30 0016	ETH1 RXERR	Ethernet1 Receive Error Counter Register
0xBD30 0018	ETH1 MISSPKT	Ethernet1 Missed Packet Counter Register
0xBD30 001A	ETH1 FAE	Ethernet1 Frame Alignment Error Counter Register
0xBD30_001C	ETH1 TX1COL	Ethernet1 Transmit 1 <sup>st</sup> Collision Counter Register
0xBD30_001E	ETH1 TXMCOL	Ethernet1 Transmit Multi-Collision Counter Register
0xBD30_001E	ETH1 RXOKPHY	Ethernet1 RX Physical Address Matched Register
0xBD30_0020 0xBD30_0022	ETH1 RXOKBRD	Ethernet1 RX OK of Broadcast Matched Register
0xBD30_0022 0xBD30_0024	ETH1 RXOKMUL	Ethernet1 RX OK of Multicast Matched Register
0xBD30_0024 0xBD30_0026	ETH1_KXOKMOL ETH1_TXABT	Ethernet 1 TX Abort Counter Register
0xBD30_0028	ETH1_TXUNDRN	
0xBD30_0028	ETH1_TXUNDRN ETH1_TRSR	Ethernet 1 TX Underrun Counter Register
		Ethernet1 Transmit/Receive Status Register
0xBD30_003B	ETH1_CR	Ethernet1 Command Register



0 DD20 002G	Emilia D. (D.	nd dr. dr. dr. dr.
0xBD30_003C	ETH1_IMR	Ethernet1 Interrupt Mask Register
0xBD30_003E	ETH1_ISR	Ethernet1 Interrupt Status Register
0xBD30_0040	ETH1_TCR	Ethernet1 Transmit Configuration Register
0xBD30_0044	ETH1_RCR	Ethernet1 Receive Configuration Register
0xBD30_0058	ETH1_MSR	Ethernet1 Media Status Register
0xBD30_005C	ETH1_MIIAR	Ethernet1 MII Access Register
0xBD30_1300	ETH1_TXFDP1	Ethernet1 TX First Descriptor 1 Register
0xBD30_1304	ETH1_TXCDO1	Ethernet1 TX Current Descriptor Offset 1 Register
0xBD30_1380	ETH1_TXFDP2	Ethernet1 TX First Descriptor 2 Register
0xBD30_1384	ETH1_TXCDO2	Ethernet1 TX Current Descriptor Offset 2 Register
0xBD30_13F0	ETH1_RXFDP	Ethernet1 RX First Descriptor Register
0xBD30_13F4	ETH1_RXCDO	Ethernet1 RX Current Descriptor Offset Register
0xBD30_13F6		Ethernet1 RX Descriptor Ring Size Register
0xBD30_1430	ETH1_RXCPUDESC	Ethernet1 RX CPU's Descriptor Number Register
0xBD30_1432	ETH1_RXPSEDESC	Ethernet1 RX Descriptor Number difference Register
0xBD30 1434	ETH1 IOCMD	Ethernet1 I/O Command Register
_	W	LAN controller
0xBD40 0000	WLAN ID	WLAN ID
0xBD40 0008	WLAN MAR	WLAN multicast register
0xBD40 0018	WLAN TSFTR	WLAN timing synchronization function timer register
0xBD40 0020	WLAN TLPDA	WLAN transmit low priority descriptors start address
0xBD40 0024	WLAN TNPDA	WLAN transmit normal priority descriptors start address
0xBD40 0028	WLAN THPDA	WLAN transmit high priority descriptors start address
0xBD40_002C	WLAN BRSR	WLAN basic rate set register
0xBD40_002E	WLAN BSSID	WLAN basic service set ID
0xBD40_002E	WLAN RR	WLAN response rate
0xBD40_0034	WLAN_KK WLAN EIFS	WLAN EIFS register
0xBD40_0033 0xBD40_0037	WLAN_EIFS WLAN CR	WLAN command register
0xBD40_0037 0xBD40_003C	WLAN_CR WLAN IMR	WLAN interrupt mask register
0xBD40_003E	WLAN_IMR WLAN ISR	WLAN interrupt status register
0xBD40_003E 0xBD40_0040	WLAN_ISK WLAN TCR	WLAN transmit configuration register
0xBD40_0040 0xBD40_0044	_	
0xBD40_0044 0xBD40_0048	WLAN_RCR	WLAN receive configuration register
	WLAN_TINT	WLAN timer interrupt register
0xBD40_004C	WLAN_TBDA	WLAN transmit beacon descriptor start address
0xBD40_0050	WLAN_CR	WLAN command register
0xBD40_0051	WLAN_CONFIG0	WLAN configuration register 0
0xBD40_0052	WLAN_CONFIG1	WLAN configuration register 1
0xBD40_0053	WLAN_CONFIG2	WLAN configuration register 2
0xBD40_0054	WLAN_ANAPARM	WLAN analog parameter
0xBD40_0058	WLAN_MSR	WLAN media status register
0xBD40_0059	WLAN_CONFIG3	WLAN configuration register 3
0xBD40_005A	WLAN_CONFIG4	WLAN configuration register 4
0xBD40_005B	WLAN_TESTR	WLAN test mode register
0xBD40_0070	WLAN_BCNITV	WLAN beacon interval register
0xBD40_0072	WLAN_ATIMWND	WLAN ATIM window register
0xBD40_0074	WLAN_BINTRITV	WLAN beacon interrupt interval register
0xBD40_0076	WLAN_ATIMTRITV	WLAN ATIM interrupt interval register
0xBD40_007C	WLAN_PHYADDR	WLAN PHY address register
0xBD40_007D	WLAN_PHYDATAW	WLAN write data to PHY
0xBD40 007E	WLAN PHYDATAR	WLAN read data from PHY
0xBD40 0080	WLAN RFPINOUT	WLAN RF Pins output register
0xBD40 0082	WLAN RFPINEN	WLAN RF Pins enable register
0xBD40 0084	WLAN RFPINSEL	WLAN RF Pins select register
0xBD40_0086	WLAN RFPININPU	WLAN RF Pins input register
	T	
0xBD40 0088	WLAN RFPARA	WLAN RF parameter register
0xBD40_008C	WLAN RFTIMING	WLAN RF timing register
0.1DD 10_000C		11 22 11 1 11 11 11 11 11 11 11 11 11 11



0xBD40 009C	WI AN TYACC	WI AN outo TV ACC control
0xBD40_009C	WLAN_TXAGC WLAN_CCKTXAGC	WLAN auto TX AGC control WLAN auto TX AGC control for CCK
0xBD40_009E	WLAN OFDMTXA	WLAN auto TX AGC control for OFDM
0XBD40_009E	GC	WEAN auto TA AGE control for Ordivi
0xBD40 009F	WLAN ANTSEL	WLAN TX Antenna select
0xBD40 00A0	WLAN CAMRW	WLAN CAM (Content Access Memory) read/write
_	_	register
0xBD40_00A4	WLAN_CAMOUTP UT	WLAN data written to CAM
0xBD40_00A8	WLAN_CAMINPUT	WLAN data read from DMA
0xBD40_00AC	WLAN_CAMDEBU G	WLAN CAM debug interface
0xBD40_00B0	WLAN_WPACONFI G	WLAN WPA (WiFi Protected Access) configuration register
0xBD40_00B2	WLAN_AESMASK	WLAN AES (Advanced Encryption Standard) mask register
0xBD40_00B4	WLAN_SIFS	WLAN SIFS setting register
0xBD40_00B5	WLAN_DIFS	WLAN DIFS setting register
0xBD40_00B6	WLAN_SLOTTIME	WLAN slot setting register
0xBD40_00B7	WLAN_USTUNE	WLAN micro-second fine tune register
0xBD40_00BC	WLAN_CWCONFIG	
0xBD40_00BD	WLAN_CWVALUE	WLAN contention window value register
0xBD40_00BE	WLAN_RATECTRL	WLAN auto rate fallback control register
0xBD40_00D8	WLAN_CONFIG5	WLAN configuration register 5
0xBD40_00D9	WLAN_TPPOLL	WLAN transmit priority polling register
0xBD40_00DC	WLAN_CWR	WLAN contention window register
0xBD40_00DE	WLAN_RETRYCTR	WLAN retry count register
0xBD40_00E4	WLAN_RDSAR	WLAN receive descriptor start address register
0xBD40_0100	WLAN_DFSCR	WLAN DFS control register
0xBD40_0104	WLAN_ DFSSLR	WLAN DFS Schmitt trigger low-threshold setting register
0xBD40_0100	WLAN_DFSCR	WLAN DFS control register
0xBD40_0104	WLAN_DFSCR	WLAN DFS control register
0xBD40_0108	WLAN_DFSSHR	WLAN DFS Schmitt trigger high-threshold setting register
0xBD40_010C	WLAN_DFSDLR	WLAN DFS Pulse-duration low-threshold setting register
0xBD40_0110	WLAN_DFSDHR	DFS Pulse-duration high-threshold setting register
0xBD40_0114	WLAN_DFSPCR	WLAN DFS valid pulse count register
0xBD40_0118	WLAN_DFSTS0R	WLAN DFS Time Stamp 0 register
0xBD40_011C	WLAN_DFSTS1R	WLAN DFS Time Stamp 1 register
0xBD40_0120	WLAN_DFSTS2R	WLAN DFS Time Stamp 2 register
0xBD40_0124	WLAN_DFSTS3R	WLAN DFS Time Stamp 3 register
0xBD40_0128	WLAN_DFSTS4R	WLAN DFS Time Stamp 4 register
0xBD40_012C	WLAN_DFSTS5R	WLAN DFS Time Stamp 5 register
0xBD40_0130	WLAN_DFSTS6R	WLAN DFS Time Stamp 6 register
0xBD40_0134	WLAN_ DFSTS7R	WLAN DFS Time Stamp 7 register
0xBD40_0138	WLAN_ DFSTS8R	WLAN DFS Time Stamp 8 register
0xBD40_013C	WLAN_ DFSTS9R	WLAN DFS Time Stamp 9 register
0xBD40_0140	WLAN_ DFSTSAR	WLAN DFS Time Stamp A register
0xBD40_0144	WLAN_DFSTSBR	WLAN DFS Time Stamp B register
0xBD40_0148	WLAN_DESTSCR	WLAN DFS Time Stamp C register
0xBD40_014C	WLAN_DFSTSDR	WLAN DFS Time Stamp D register
0xBD40_0150	WLAN_DESTSER	WLAN DFS Time Stamp E register
0xBD40_0154	WLAN_DFSTSFR	WLAN DFS Time Stamp F register
0xBD40_0158	WLAN_DESTSGR	WLAN DFS Time Stamp G register
0xBD40_015C	WLAN_DFSTSHR	WLAN DFS Time Stamp H register



0xBD40_0160	WLAN_ DFSTSIR	WLAN DFS Time Stamp I register
0xBD40_0164	WLAN_ DFSTSJR	WLAN DFS Time Stamp J register
0xBD40 0168	WLAN DFSCTSR	WLAN DFS Current Time Stamp register

# 6. System Configuration

In RTL8186, several system parameters are loaded from hardware settings rather than software configuration. The signal group ICFG controls the default setting for memory width and system clock. The values of ICFG signals are strapped from GPIO pins. The mapping relationship is illustrated as following table:

ICFG	Strapping		Function Description
Bit field	Pin Name	State	CDLL also by mote as least ICEC(2) 01. Case the table below for detailed CDLL and
0	RFLEPIN	N/A	CPU clock rate select. ICFG[3:0]. See the table below for detailed CPU and SDRAM clock setting combination.
1	CALMODERN	N/A	SDRAIM Clock setting combination.
2	CALMODEPIN	N/A	
3	VCOPDNPIN	N/A	CDDAM 1 1 1 / 1 1 /
4	GPAPIN[4]	N/A	SDRAM clock synchronous/asynchronous select.
			1: Synchronous (identical to system bus clock)
5	CD A DINIEGI	1	0: Asynchronous NOR-type flash data bus width select
<u>5</u>	GPAPIN[5]	0	
б	GPAPIN[9]	U	ICFG[6:5] = 00: 8-bit data bus 01: 16-bit data bus
			10: 32-bit data bus
			11: Reserved
7	WTXDPIN[0]	0	SDRAM clock delay parameter
8	WTXDPIN[1]	0	ICFG[8:7] = 00: No delay
8	WIADIIN[I]	U	01: Delay 1 unit
			10: Delay 2 units
			11: Delay 3 units
9	WTXDPIN[2]	0	Boot device select
	W 171D1 11 ([2]	o e	ICFG[9] = 0: Boot from NOR-type flash
			1: Boot from NAND-type flash
10	WTXDPIN[3]	0	Function switch of PCM and WAN in 208 QFP package
	,, 1125111,[5]		ICFG[10] = 0: Select WAN function at WAN pin-out in 208 QFP package
			1: Select PCM function at WAN pin-out in 208 QFP package
11	SOUT0PIN	0	Function switch of I2C and UART0 in 208 QFP package
			ICFG[11] = 0: Select UART0 function at UART0 pin-out in 208 QFP package
			1: Select I2C function at UART0 pin-out in 208 QFP package
12	MAPIN[19]	N/A	Function switch of GPIOB and UART0
			ICFG[12] = 0: Select UART0 function at UART0 pin-out
			1: Select GPIO B function at UART0 pin-out
13	MAPIN[20]	N/A	Function switch of GPIO C and Memory data upper 16 pins
			ICFG[13] = 0: Select Memory Data function at memory data pin-out
			1: Select GPIO C function at memory data pin-out
14	MAPIN[21]	N/A	Function switch of GPIO D and WAN function at WAN pin-out. Notice that the
			WAN also has function switch with PCM, the GPIO D function is selected at WAN
			pin-out only when PCM function is not selected.
			ICFG[14] = 0: Select WAN function or PCM function at WAN pin-out
			1: Select GPIO D function at WAN pin-out
15	TRSWPIN	0	Function switch of GPIO E and NAND flash control pin-out
			ICFG[15] = 0: Select NAND flash control function at NAND flash pin-out
			1: Select GPIO E function at NAND flash pin-out
16	TRSWBPIN	1	Function switch of GPIO G and PCI AD bus pin-out
			ICFG[16] = 0: Select GPIO G function at PCI AD bus pin-out
			1: Select PCI AD function at PCI AD bus pin-out
17	ANTSELPIN	0	JTAG function enable
			ICFG[17] = 0: JTAG function disabled



			1: JTAG function enabled
18	ANTSELBPIN	1	System bus grant control by external pin
			ICFG[18] = 0: Enable external control of system bus grant
			1: Disable external control system bus grant
19	LTXDPIN[0]	N/A	External clock enable. Notice than this bit is effective only when ICFG[3:0] = 0001.
			ICFG[19] = 0: System clock comes from internal PLL
			1: System clock comes from external pin input.
20	LTXDPIN[1]	N/A	CPU Scan test enable
			ICFG[20] = 0: Disable Scan test of CPU
			1: Enable Scan test of CPU
21	LTXDPIN[2]	N/A	CP test enable
			ICFG[21] = 0: Disable CP test
			1: Enable CP test
22	LTXDPIN[3]	N/A	Lexra mode CP test enable
			ICFG[22] = 0: Disable Lexra mode CP test
			1: Enable Lexra mode CP test

The operation rate of CPU/System Bus and SDRAM is determined by the signal ICFG[3-0] as follows.

ICFG[3-0]	CPU/System Bus clock rate	SDRAM clock rate
	(unit: MHz)	(unit: MHz)
0000	180	120.0
0001	195.0	130.0
0010	192.0	128.0
0011	190.0	126.7
0100	188.0	125.3
0101	186.7	124.4
0110	185.0	123.3
0111	200.0	133.3
1000	160.0	133.3
1001	152.0	126.7
1010	148.0	123.3
1011	190.0	95.0
1100	180.0	90.0
1101	123.3	123.3
1110	100.0	100.0
1111	66.7	50.0

Please note, the CPU clock will be synchronous to system bus clock.

Besides the signal group, there is a set of registers provided for software to control the internal bridge or clock module. Also there is another set of registers to control the Lexra bus arbitration.

The RTL8186 has three bridges attached to system bus, thus it will have four master devices including CPU, and which needs an arbiter for bus access arbitration. The system arbiter provides a dynamic adjustable priority. Through setting of ARB\_PRIREG register, the weight of bus master device can be changed in software according to the need of different applications. The three bridges contains 9 bus masters devices, each of them are:

Bridge name	Attached Bus Master Devices
BDG0	Ethernet1, WLAN controller, PCM
BDG1	IPSec engine, TKIP-MIC engine, Ethernet0
PCI Bridge	PCI device 0,1,2,3

The bus clocks under each bridge also can be configurable through register BDGCR. Note that the clock divider at BDGCR cannot be odd number or zero.

Arbitration of each bus masters under certain bridge can be configured through corresponding bridge priority setting register. For example, setting BDG0\_PRIREG can prioritize the three bus masters of bridge0. Please note, the priority weight of any



bus master cannot be zero; otherwise the master will never gain the bus grant.

These system-configuration related registers are defined as follow:

### **Register Summary**

Virtual address			Description				
0xBD01_0100	4	BDGCR	BDG0, BDG1 and PCI bridge configuration				
			register				
0xBD01_0104	4	PLLMNR	RTL8186 DPLL M, N parameter register				
0xBD01_0108	4	SYSCLKR	RTL8186 System clock setting register				
0xBD01_0110	4	TKNR	RTL8186 master token setting register				
0xBD01_0114	0114 4 BDGWTR		RTL8186 bridge weight setting register				
0xBD01 0118	4	PCIWTR	RTL8186 PCI bridge weight setting register				

 0xBD01\_0100
 Bridge Configuration Register (BDGCR)

 |31 | |30 | |29 | |28 | |27 | |26 | |25 | |24 | |23 | |22 | |21 | |20 | |19 | |18 | |17 | |16 | |15 | |14 | |13 | |12 | |11 | |10 | |9 | |8 | |7 | |6 | |5 | |4 | |3 | |2 | |1 | |0 |

3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
								(.	Rese	erve	d)										PD	IV			B11	DIV	7		B0I	DIV	7

Reset: 0x0000 0511

Bit	Bit Name	Description	R/W	InitVal
11-8	PDIV	Bus clock to PCI Bridge clock ratio.	R/W	0101
		0001 = 2:1,		
		0011 = 4:1,		
		0101 = 6:1,		
		0111=8:1,		
		Other values are reserved.		
7-4	B1DIV	Bus clock to Bridge1 clock ratio.	R/W	0001
		0001 = 2:1,		
		0011 = 4:1,		
		0101=6:1,		
		0111= 8:1,		
		Other values are reserved.		
3-0	B0DIV	Bus clock to Bridge0 clock ratio.	R/W	0001
		0001 = 2:1,		
		0011 = 4:1,		
		0101 = 6:1,		
		0111= 8:1,		
		Other values are reserved.		

0xBD01\_0104 DPLL M,N parameter Register (PLLMNR)

				, I		,
31   30   29   28   27   26   25   24   23   22   21   20   19   18	17 16	15	14	13 12 11 10 9 8	7 6 5	4 3 2 1 0
(Reserved)	Α	R	M	MDIV	R	NDIV
	R	S	N		S	
	В	V	Е		V	
	W	D	N		D	
	S					

Reset: 0x0003 1703

Bit	Bit Name	Description	R/W	InitVal
17-16	ARBWS	Arbiter Wait Parameter Setting.	R/W	11
14		MDIV and NDIV write enable, 0: disable, 1: enable.	R/W	0
13-8	MDIV	DPLL M parameter	R/W	010111
4-0	NDIV	DPLL N parameter	R/W	00011



Note: The equation of DPLL clock rate is: 40MHz\*(M+1)/(N+1)

0xBD01\_0108 System Clock Setting Register (SYSCLKR)

								( /
31   30   29   28   27   26   25   24	23 22 21	20 19 18 17 16	15	14   13   12	11 10 9 8	7 6	5 4	3 2 1 0
	P		C	R	CPUS	M	R	MEMS
	C		P	S		Е	S	
	I		U	V		M	V	
	I		E	D		Е	D	
	O		N			N		
	S							

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
23-22	PCIIOS	PCI IO map control register.	R/W	00
		00 – use PCI IO map for 16 bits		
		11 – use PCI IO map for 32 bits		
15	CPUEN	Write enable control for CPU setting register.	R/W	0
11-8	CPUS	CPU setting register	R/W	0000
7	MEMEN	Write enable control for memory setting	R/W	0
		register		
3-0	MEMS	Memory setting register	R/W	0000

The relation among CPUS/MEMS value, CPU/System-bus clock, SDRAM timing and signal ICFG[3-0] are defined as follows.

ICFG[3-0]	CPUS	MEMS	CPU/System Bus clock	SDRAM clock rate
			rate (unit: MHz)	(unit: MHz)
0000	2	4	200.0	133.3
0001	2	4	200.0	133.3
0010	2	5	200.0	100.0
0011	2	5	200.0	160.0
0100	3	5	200.0	125.0
0101	2	4	220.0	146.7
0110	2	4	213.3	142.2
0111	2	5	213.3	106.7
1000	2	4	192.0	128.0
1001	1	3	192.0	115.2
1010	2	5	190.0	95.0
1011	2	4	180.0	120.0
1100	1	4	180.0	90.0
1101	5	5	100.0	100.0
1110	4	6	100.0	50.0
1111	4	6	66.7	33.3

0xBD01\_0110 Master Token Register (TKNR)

31   30   29   28   27   26   25   24	23   22   21   20   19   18   17   16	15   14   13   12   11   10   9   8	7 6 5 4 3 2 1 0
CPUTKN	BDG0TKN	BDG1TKN	PCIBTKN

Reset: 0x0F01 0101

Bit	Bit Name	Description	R/W	InitVal
31-24	CPUTKN	CPU Token setting	R/W	00001111
23-16	BDG0TKN	BDG0 Token setting	R/W	00000001
15-8	BDG1TKN	BDG1 Token setting	R/W	00000001
7-0	PCIBTKN	PCI Bridge Token setting	R/W	00000001

0xBD01_0114		Bridge Weight Setting Register (BDGWTR)
31   30   29   28   27   26   25   24   23   22   21   20	19 18 17 16 15 14 13	3 12 11 10 9 8 7 6 5 4 3 2 1 0



B1R3	B1R2	B1R1	B1R0	B0R3	B0R2	B0R1	B0R0

Reset: 0x1111 1111

Bit	Bit Name	Description	R/W	InitVal
31-28	B1R3	BDG1 Master 3 request weight setting	R/W	0001
27-24	B1R2	BDG1 Master 2 request weight setting	R/W	0001
23-20	B1R1	BDG1 Master 1 request weight setting	R/W	0001
19-16	B1R0	BDG1 Master 0 request weight setting	R/W	0001
15-12	B0R3	BDG0 Master 3 request weight setting	R/W	0001
11-8	B0R2	BDG0 Master 2 request weight setting	R/W	0001
7-4	B0R1	BDG0 Master 1 request weight setting	R/W	0001
3-0	B0R0	BDG0 Master 0 request weight setting	R/W	0001

0xBD01\_0118 PCI Master Weight Setting Register (PCIWTR)

31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
(Reserved)	PBR3	PBR2	PBR1	PBR0

Reset: 0x0000 2222

Bit	Bit Name	Description	R/W	InitVal
15-12	PBR3	PCI Bridge Master 3 request weight setting	R/W	0001
11-8	PBR2	PCI Bridge Master 2 request weight setting	R/W	0001
7-4	PBR1	PCI Bridge Master 1 request weight setting	R/W	0001
3-0	PBR0	PCI Bridge Master 0 request weight setting	R/W	0001

## 7. Interrupt Controller

The RTL8186 provides six internal hardware-interrupt inputs (IRQ0-IRQ5). Some devices share the same IRQ signal. The following table displays the IRQ map used by devices.

IRQ Number	Interrupt Source
0	Timer/Counter interrupt.
1	GPIO/LBC interrupt.
2	WLAN interrupt.
3	UART/PCI interrupt.
4	Ethernet0 interrupt.
5	Ethernet1/MIC/IPSEC interrupt.

When any one of above IRQ is happened, RTL8186 will assert the corresponding bit in CPU coprocessor cause and status register. Besides, it has two additional registers for the interrupt control. The **GIMR** register can enable/disable the peripheral interrupt source. The **GISR** shows the pending peripheral interrupt status.

### **Register Summary**

Virtual address	Size (byte)	Name	Description
0xBD01_0000	2	GIMR	Global interrupt mask register
0xBD01_0004	2	GISR	Global interrupt status register



31 16	15 1	14 1	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(	Res	serv	ed)		M	Ι	L	P	P	Е	Е	U	W	G	T
						I	P	В	C	C	T	T	Α	L	P	C
						C	S	C	M	I	Н	Н	R	A	I	I
						I	Ι	I	Ι	I	1	0	T	N	О	Е
						Е	Е	Е	Е	Е	Ι	I	I	I	I	
											Е	Е	Е	Е	Е	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
10	MICIE	MIC calculator interrupt enable.	R/W	0
		0: Disable, 1: Enable		
9	IPSIE	IPSec engine interrupt enable.	R/W	0
		0: Disable, 1: Enable		
8	LBC1E	LBC time-out interrupt enable.	R/W	0
		0: Disable, 1: Enable		
7	PCMIE	PCM interrupt enable.	R/W	0
		0: Disable, 1: Enable		
6	PCIIE	PCI interrupt enable.	R/W	0
		0: Disable, 1: Enable		
5	ETH1IE	Ethernet1 interrupt enable.	R/W	0
		0: Disable, 1: Enable		
4	ETH0IE	Ethernet0 interrupt enable.	R/W	0
		0: Disable, 1: Enable		
3	UARTIE	UART interrupt enable.	R/W	0
		0: Disable 1: Enable		
2	WLANIE	WLAN controller interrupt enable.	R/W	0
		0: Disable, 1: Enable		
1	GPIOIE	GPIO interrupt enable.	R/W	0
		0: Disable, 1: Enable		
0	TCIE	Timers/Counters interrupt enable.	R/W	0
		0: Disable, 1: Enable		

0xBD01\_0004 Global Interrupt Status Register (GISR)

31 16	15   14   1		2 11	10	9	8	7	6	5	4	3	2	1	0
	(Res	erve	ed)	M	I	L	P	P	Е	Е	U	W	G	T
				I	P	В	C	C	T	T	Α	L	P	C
				C	S	C	M	I	Н	Н	R	A	I	Ι
				I	I	I	Ι	I	1	0	T	N	Ο	P
				P	P	P	P	P	I	I	Ι	I	I	
									P	P	P	P	P	

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
10	MICIP MIC calculator interrupt pending flag.		R	0
		0: no pending, 1: pending		
9	IPSIP	IPSec engine interrupt pending flag.	R	0
		0: no pending, 1: pending		
8	LBCIP	LBC time-out interrupt pending flag.	R	0
		0: no pending, 1: pending		
7	PCMIP	PCM interrupt pending flag.	R	0
		0: no pending, 1: pending		
6	PCIIP	PCI interrupt pending flag.	R	0
		0: no pending, 1: pending		
5	ETH1IP	Ethernet1 interrupt pending flag.	R	0
		0: no pending, 1: pending		
4	ETH0IP	Ethernet0 interrupt pending flag.	R	0



		0: no pending, 1: pending		
3	UARTIP	UARTI interrupt pending flag.	R	0
		0: no pending, 1: pending		
2	WLANIP	WLAN controller interrupt pending flag.	R	0
		0: no pending, 1: pending		
1	GPIOIP	GPIO interrupt pending flag.	R	0
		0: no pending, 1: pending		
0	TCIP	Timers/Counters interrupt pending flag.	R	0
		0: no pending, 1: pending		

### 8. Memory Controller

RTL8186 integrates a memory control module to access external SDRAM and flash memory.

The interface is designed to PC100 or PC133-compliant SDRAM, supports auto-refresh mode, which requires 4096 refresh cycle within 64 ms. The SDRAM interface supports two chips (CS0#, and CS1#), and the SDRAM size and timing is configurable in registers. The data width of SDRAM could be chosen as 16-bit or 32-bit in register as well. If 32-bit is configured, 2 16-bit SDRAM chips may be used to expand the data bus width to 32 bits or use one 32-bit SDRAM chip is allowable.

Besides, RTL8186 could also supports two flash memory chips (F\_CS0# and F\_CS1#). The interface could support only 16-bit NOR-type flash memory. Another flash memory type, NAND flash, is also support by this interface. The system can be configured to boot from NOR type flash or NAND. When NOR type is used, the system will boot from KSEG1 at virtual address 0xBFC0\_0000 (physical address: 0x1FC0\_0000). Chip1 flash memory will be mapped to the address "0x1FC0\_0000 + flash size". The flash size is configurable from 1M to 8M bytes for each chip. If flash size set to 4M or 8M the 0xBFC0\_0000 still map the first 4M bytes of flash. There will have a new memory mapping from 0xBE00\_0000. The 0xBE00\_0000 mapped to the chip0 byte 0.

If NAND type flash is selected in signal group ICFG[9], the memory controller will move first block of NAND flash (16K byte long) to SDRAM at virtual address  $0x8000\_00000$ , and then it will run the system software from there. The first  $3^{rd}$  and  $4^{th}$  bytes of the image will be referred for SDRAM configuration setting, please refer the paragraph 'NAND flash layout' below for detail.

### **Register Summary**

Virtual address	Size (byte)	Name	Description
0xBD01_1000	4	MCR	Memory Configuration Register
0xBD01_1004	4	MTCR0	Memory Timing Configuration Register 0
0xBD01_1008	4	MTCR1	Memory Timing Configuration Register 1
0xBD01_100C	4	NCR	NAND Flash Control Register
0xBD01_1010	4	NCAR	NAND Flash Command Register
0xBD01_1014	4	NADDR	NAND Flash Address Register
0xBD01 1018	4	NDR	NAND Flash Data Register

Note: These registers should be accessed in double word.

0xBD01\_1000 Memory Configuration Register (MCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
I	7	5		С				R			S	M		В								(Re	eser	vec	l)							
I	_	I	)	Α				S			D	C		U																		
5	3	I	₹	S				V			В	K		S																		
	[	5	S	L				D			U	2		C																		
7	<u></u>	]	[								S	L		L																		
I	3	2	Z								W	C		K																		
		I	Ξ								I	K																				
											D																					



Reset: 0xB290 0000

Bit	Bit Name	Description	R/W	InitVal
31-30	FLSIZE	Flash size respective to one bank (byte).	R/W	11
		00: 1M		
		01: 2M		
		10: 4M		
		11: 8M		
29-28	SDRSIZE	SDRAM size respective to one bank (bit).	R/W	01
		00: 512Kx16x2		
		01: 1Mx16x4		
		10: 2Mx16x4		
		11: 4Mx16x4		
27	CASL	CAS Latency	R/W	0
		0: Latency=2		
		1: Latency=3		
26-25	NORFLASH 0	Bus width of NOR flash 0.	R	
	_	00: 8 bit		
		01: 16 bit		
		10: 32 bit		
		11: N/A		
24-23	NORFLASH 1	Bus width of NOR flash 1.	R/W	
	_	00: 8 bit		
		01: 16 bit		
		10: 32 bit		
		11: N/A		
22-21	RSVD	Reserved	R	0
20	SDBUSWID	SDRAM bus width	R/W	1
		0: 16 bit		
		1: 32 bit		
19	MCK2LCK		R	
		SDRAM clock synchronous/asynchronous select.		
		1: Synchronous (identical to system bus clock)		
		0: Asynchronous		
10.16	DI ICCI II		D /III	000
18-16	BUSCLK	Bus Clock to control auto-refresh timing	R/W	000
		000: 200 MHz		
		001: 100 MHz		
		010: 50 MHz		
		011: 25 MHz		
		100: 12.5 MHz		
		101: 6.25 MHz		
		110: 3.125 MHz		
4.5.0	-	111: 1.5625 MHz		0.0
15-0	Reserved	Must be set to bit value 00.	R/W	00

0xBD01\_1004 Memory Timing Configuration Register 0 (MTCR0)

31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CE	OT_C	S	(	CE01	_W	/P	(	CE17	Г_С	S	C	E17	_W	P	ЕХ	CS	_T0	CS	EX	CS0	T_	WP			(1	Res	erve	ed)		

Reset: 0xFFFF FF00

Bit	Bit Name	Description	R/W	InitVal
31-28	CE0T_CS	The timing interval between F_CE0# to WR#	R/W	1111
		Basic unit, 2*clock cycle		



		"0000" means 1 unit (2 clock cycles)		
27-24	CE0T WP	The timing interval for WR# to be pulled-low	R/W	1111
	_	Basic unit, 2*clock cycle		
		"0000" means 1 unit (2 clock cycles)		
23-20	CE1T CS	The timing interval between F CE1# to WR#	R/W	1111
	_	Basic unit, 2*clock cycle		
		"0000" means 1 unit (2 clock cycles)		
19-16	CE1T WP	The timing interval for WR# to be pulled-low	R/W	1111
	_	Basic unit, 2*clock cycle		
		"0000" means 1 unit (2 clock cycles)		
15-12	EXCS0T CS	The timing interval between EXT CE0# to WR#	R/W	1111
	_	Basic unit, 2*clock cycle		
		"0000" means 1 unit (2 clock cycles)		
11-8	EXCS0T WP	The timing interval for WR# to be pulled-low	R/W	1111
	_	Basic unit, 2*clock cycle		
		"0000" means 1 unit (2 clock cycles)		

Note: The clock cycle is based on memory clock.

 0xBD01\_1008
 Memory Timing Configuration Register 1 (MTCR1)

 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

 (Reserved)
 CE23T\_RP (T\_RCD)
 CE23T\_RAS
 CE23T\_RFC

Reset: 0x0000 1FFF

Bit	Bit Name	Description	R/W	InitVal
12-10	CE23T_RP	T_RP and T_RCD timing parameter	R/W	111
	(T_RCD)	Basic unit, 1*clock cycle		
		"000" means 1 unit (1 clock cycle)		
		Only "001" and "010" are valid for correct operation.		
9-5	CE23T_RAS	T_RAS timing parameter	R/W	11111
		Basic unit, 1*clock cycle		
		"0000" means 1 unit (1 clock cycle)		
4-0	CE23T_RFC	T_RFC timing parameter for refresh interval	R/W	11111
		Basic unit, 1*clock cycle		
		"0000" means 1 unit (1 clock cycle)		

Note: The clock cycle is based on memory clock.

0xBD01\_100C NAND Flash Control Register (NCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N	R	R	W	(]	Rese	erve	d)	(	CE_	TW	P	(	CE_	ΓWI	В	•	CE_	TRF	₹	C	E_T	RE.	A		CE	TH	I		CE	TS	,
F	S	В	В																												
R	V	S	S																												
В	D																														

Reset: 0xB0FF\_FFFF

Bit	Bit Name	Description	R/W	InitVal
31	NFRB	Nand flash Ready/Busy status indication bit	R	1
		0: Busy		
		1: Ready		
30	RSVD	Reserved	R	0
29	RBS	Read Byte Swapping.	R/W	1
		0: The byte order of NDR register read is {0, 1, 2, 3}		
		1: The byte order of NDR register read is {3, 2, 1, 0}		
28	WBS	Write Byte Swapping.	R/W	1

CONFIDENTIAL 32 PRELIMINARY v0.97



		0: The byte order of NDR register write is {0, 1, 2, 3} 1: The byte order of NDR register write is {3, 2, 1, 0}		
23-20	CE_TWP	Write pulse width. Base unit: 1 * clock cycle	R/W	1111
19-16	CE_TWB	WE high to busy. Base unit: 1 * clock cycle	R/W	1111
15-12	CE_TRR	Ready to RE falling edge. Base unit: 1 * clock cycle	R/W	1111
11-8	CE_TREA	RE access time. Base unit: 1 * clock cycle	R/W	1111
7-4	CE_TH	CLE, CE, ALE, DATA and WE hold time. Base unit: 1* clock cycle	R/W	1111
3-0	CE_TS	CLE, CE, ALE and DATA setup time. Base unit: 1 * clock cycle	R/W	1111

0xBD01\_1010 NAND Flash Command Register (NCAR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C	С										(R	eser	ved	.)												(	CE_	CM	ID		
Е	E																														
C	C																														
S	S																														
4	5																														

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31	CECS4	Command enable to CS4 connected NAND flash	W	1
		'1': Command Enable		
		'0': No command enabled		
30	CECS5	Command enable to CS5 connected NAND flash	W	0
		'1': Command Enable		
		'0': No command enabled		
7-0	CE_CMD	Command port to NAND flash memory	W	0

0xBD01\_1014 NAND Flash Address Register (NADDR)

31   30   29   28   27	26   25   2	4 23 22	21 20 19	18 17	16	15   14	13   12	11 1	0 9	8	7 6	5	4 3	2	1 0
(Reserved)	A A	4	CE_ADI	)2		CE_ADD1					CE_ADDR0				
	D D	)													
	2 1	0													
	E E	Е													
	N N	N													

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
26	AD2EN	Address port 2 enable	W	0
		'1': Address port 2 is valid to output to NAND flash		
		'0': Address port 2 is not output to NAND flash		
25	AD1EN	Address port 1 enable	W	0
		'1': Address port 1 is valid to output to NAND flash		
		'0': Address port 1 is not output to NAND flash		
24	AD0EN	Address port 0 enable	W	0
		'1': Address port 0 is valid to output to NAND flash		
		'0': Address port 0 is not output to NAND flash		
23-16	CE_ADDR2	Address2 port to NAND flash memory.	W	0
15-8	CE_ADDR1	Address1 port to NAND flash memory.	W	0
7-0	CE_ADDR0	Address0 port to NAND flash memory.	W	0

 0xBD01\_1018
 NAND Flash Data Register (NDR)

 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0



DATA3	DATA2	DATA1	DATA0

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-24	DATA3	NAND flash DATA0 port. Read/Write this field during data phase will reflects to external NAND flash I/O ports. When bit RBS or bit WBS in NCR register is '1', this data byte is the	R/W	0
		highest address of the register word. Else this byte is the lowest address byte of the register word.		
23-16	DATA2	NAND flash DATA1 port. Read/Write this field during data phase will reflects to external NAND flash I/O ports. When bit RBS or bit WBS in NCR register is '1', this data byte is the 3rd address of the register word. Else this byte is the 2nd address byte of the register word.	R/W	0
15-8	DATA1	NAND flash DATA1 port. Read/Write this field during data phase will reflects to external NAND flash I/O ports.  When bit RBS or bit WBS in NCR register is '1', this data byte is the 2nd address of the register word. Else this byte is the 3rd address byte of the register word.	R/W	0
7-0	DATA0	NAND flash DATA0 port. Read/Write this field during data phase will reflects to external NAND flash I/O ports.  When bit RBS or bit WBS in NCR register is '1', this data byte is the lowest address of the register word. Else this byte is the highest address byte of the register word.	R/W	0

### NAND flash layout

Address 0x0 – 0x1	Address 0x2 – 0x3	Address 0x4	•••	Address 0x4000	Address 0x4001		Address End		
NAND fla	sh Header				Data				
	NAN	ND flash boot in							

### NAND flash header format

	Byte Address 3					Byte Address 2						Byt	te A	ddre	ess 1				Byte Address 0							
7 6	5	4	3 2 1	0	7 6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2 1	0
S	C	S	В	T_	RCD	Γ	_RAS	S	Т	`_RF	FC							0	PCC	DI	Е					
D	A	D	U																							
R	S	В	S																							
S	L	U	C																							
Z		S	L																							
		W	K																							
		Ι																								
		D																								

Byte Address 3

Bit	Bit Name	Description	R/W	InitVal
7-6	SDRSZ	SDRAM size respective to one bank (bit).	R/W	10
		00: 512Kx16x2		
		01: 1Mx16x4		
		10: 2Mx16x4		
		11: Reserved		
5	CASL	CAS Latency	R/W	0



		0: Latency=2		
		1: Latency=3		
4	SDBUSWID	SDRAM bus width	R/W	0
		0: 16 bit		
		1: 32 bit		
3-1	BUSCLK	Bus Clock to control auto-refresh timing	R/W	000
		000: 200 MHz		
		001: 100 MHz		
		010: 50 MHz		
		011: 25 MHz		
		100: 12.5 MHz		
		101: 6.25 MHz		
		110: 3.125 MHz		
		111: 1.5625 MHz		
0	T_RCD	Combined with 1 <sup>st</sup> field of next table.		

Byte Address 2


Bit	Bit Name	Description	R/W	InitVal
0-7-6	T_RCD	T_RP and T_RCD timing parameter	R/W	111
		Basic unit, 4*clock cycle		
		"000" means 1 unit (4 clock cycle)		
5-3	T_RAS	T_RAS timing parameter	R/W	111
		Basic unit, 4*clock cycle		
		"000" means 1 unit (4 clock cycle)		
2-0	T RFC	T RFC timing parameter for refresh interval	R/W	111
		Basic unit, 4*clock cycle		
		"000" means 1 unit (4 clock cycle)		

Byte Address 1-0

Bit	Bit Name	Description	R/W	InitVal
7-0	OPCODE	The OPCODE of first instruction in big endian format.	R/W	X


### **Timing Diagram**

### The SDRAM timing:






#### The write access timing of flash memory:



### The read access timing of flash memory:



### 9. Ethernet Network Interface Controller

There are two 10/100M Ethernet NIC modules embedded in RTL8186. The Ethernet device has bus master capability and moves packets between SDRAM and the Ethernet controller through a DMA mechanism, lessening the CPU loading and giving better performance. Both the Ethernet controller support the following feature:

- Supports 10/100 Full/Half (collision) Flow control (control frame transmission).
- Supports IEEE802.1P/Q VLAN handling.
- TCP, UDP, IP receiving checksum offload
- Hardware Priority queue with one receive descriptor ring and two transmit descriptor rings.
- Unicast Address Recognition.

The Ethernet controller supports up to 64 consecutive descriptors for transmit and receive separately. Besides, it includes 3 descriptor rings, one high priority transmit ring, one normal priority transmit ring and the other is for receive descriptor ring. Each descriptor ring may consist of up to 64 consecutive descriptors, and each descriptor is consisted of 4 consecutive words. The starting address of each descriptor group should be 256-byte alignment. Software must pre-allocate enough buffers and configures all descriptor rings before transmitting and/or receiving packets. Descriptors can be chained for both transmitting and receiving packet. Any transmit buffer pointed by one of transmit descriptor should be at least 4 bytes. And for transmit packet padding; the Ethernet controller will automatically pad any packet less than 64 bytes (including 4 bytes CRC) to 64-byte long (including 4-byte CRC) before transmitting that packet into network medium.

Also the Ethernet controller offloads the calculation of IP/TCP/UDP checksum at the receiving path FIFO. The packet parser insides the controller can identify:

- 802.3 Ethernet packets
- RFC894 Ethernet II packets
- PPPOE packets
- VLAN packets



Inside the IP payload, the packet parser determines whether the packet is TCP/UDP or neither of the two. For TCP/UDP checksum, the IP pseudo header must be included in the checksum one's complement summation. The Ethernet NIC also identifies fragmented packets and handles TCP/UDP checksum by performing one's complement summation per IP packet, recording the sum/packet in the last descriptor and reporting fragmentation on status descriptor. For non-fragmented packets, Ethernet NIC module checks the calculated TCP/UDP checksum and reports the status in the descriptor.

#### **Descriptor Data Structure**

The descriptors in the queuing rings serve to exchange messages between CPU and the Ethernet Controller. A transmit descriptor changes form before and after transmit. Also the receive descriptor changes form before and after receive. The descriptor data structures are illustrated as follow:

#### ■ Normal Tx Descriptor Format (before transmitting, OWN=1, Tx command mode 1)

31	30	29	28	27 26 25 24	23	22 21	20	19	18 17	16	15 1	4	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0	
O W N	E O R		L S	RSVD (4 bits)	C R C				RSV (11 b		1					Γ	Oata	ı_L	eng	gth	(12	bit	s)				Offset 0
1	-	ГХ_	_BU	JFFER_ADD	ORE	ESS (3	2 bit	rs)																			Offset 4
				RSVI (15 bi						T A G				/II	DL		VL	AN	_	AG RIC	) (			/ID	H		Offset 8
		RSV	/D							С												I					Offset 12

Offset#	Bit#	Symbol	Description	Description										
0	31	OWN	relative to th	dicates that the descriptor is owned by NIC, and the data is descriptor is ready to be transmitted. When cleared, indicariptor is owned by host system. NIC clears this bit when the er data is transmitted. In this case, OWN=1.										
			Value	Meaning										
			0	Descriptor own by host system										
			1	Descriptor own by NIC										
0	30	EOR		riptor Ring. When set, indicates that this is the last descriptor	r in									
				ng. When NIC's internal transmit pointer reaches here, the										
				return to the first descriptor of the descriptor ring after the data associates with this descriptor.										
0	29	FS	First segmen	t descriptor. When set, indicates that this is the first descriptor	tor									
			of a segment segment of the	ted Tx packet, and this descriptor is pointing to the first he packet.										
0	28	LS	Last segmen	t descriptor. When set, indicates that this is the last descripto	or									
				ted Tx packet, and this descriptor is pointing to the last segm	nent									
			of the packet	t.										
0	27-24	RSVD	Reserved bit	S.										



0	23	CRC	If this bit is set then append CRC at the end of Ethernet frame.								
			Value	Meaning							
			0	No CRC appended							
			1	CRC appended							
0	22-12	RSVD	Reserved	bits.							
0	11-0	Frame_Length		frame length. This field indicates the length in TX buffer page, in e transmitted							
4	31-0	TxBuff	Physical 3	32-bit address of transmit buffer.							
8	31-17	RSVD	Reserved	bits.							
8	16	TAGC	VLAN ta	g control bit. 1: Enable. 0: Disable.							
			Value	Meaning							
			0	Packet remains unchanged when transmitting. I.e., the packet transmitted is the same as upper layer passed it down.							
			1	Insert TAG 0x8100 (Ethernet encoded tag protocol ID) after source address, indicating that this is a IEEE 802.1Q VLAN							
				packet. And 2 bytes are inserted after the TAG that copied							
				from VLAN TAG field in Tx descriptor.							
8	15-0	VLAN_TAG	priority, c IEEE 802	te VLAN_TAG contains information, from upper layer, of user canoethernetal format indicator, and VLAN ID. Please refer to 2.1Q for more VLAN tag information.							
				he high 4 bits of a 12-bit VLAN ID.							
				ne low 8 bits of a 12-bit VLAN ID.							
				bit 8-level priority.							
			_	oethernetal Format Indicator.							
12	31-0	RSVD	Reserved								

### ■ Tx Status Descriptor (after transmitting, OWN=0, Tx status mode)

31 30 29 28 27 26 25 24 23 22 21 20	9 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1	0
O E F L W O S S N R (16bit		Data_Length (12 bits)	Offset 0
TX_BU	FFER_ADDRESS (32	bits)	Offset 4
D. G. I. II.	Т	VLAN_TAG	Offset 8
RSVD (15 bits)	A VIDL G C	PRIO C VIDH F I	
	RSVD		Offset 12

Offset#	Bit#	Symbol	Description
0	31	OWN	When set, indicates that the descriptor is owned by NIC. When clear



			indicates that the descriptor is owned by host system. NIC clears this bit when the relative buffer data is already transmitted. In this case, OWN=0.
			Value Meaning
			0 Descriptor own by host system
			1 Descriptor own by NIC
0	30	EOR	End of descriptor Ring. When set, indicates that this is the last descriptor in
			descriptor ring. When NIC's internal transmit pointer reaches here, the
			pointer will return to the first descriptor of the descriptor ring after
	• • •	770	transmitting the data associates with this descriptor.
0	29	FS	First segment descriptor. When set, indicates that this is the first descriptor
			of a segmented Tx packet, and this descriptor is pointing to the first
0	28	LS	segment of the packet.  Last segment descriptor. When set, indicates that this is the last descriptor
U	26	LS	of a segmented Tx packet, and this descriptor is pointing to the last segmen
			of the packet.
0	27-12	RSVD	Reserved.
0	11-0	Data_Length	Transmit data length. This field indicates the length in TX buffer page, in
			byte, transmitted
4	31-0	TxBuff	The physical 32-bit address of transmit buffer.
8	31-17	RSVD	Reserved bits.
8	16	TAGC	Record of previous VLAN information:
			VLAN tag control bit.
			1: Tag was inserted.
0	15.0	VIII AND THE	0: Tag was not inserted
8	15-0	VLAN_TAG	Record of previous VLAN information:
			The 2-byte VLAN_TAG contains information, from upper layer, of user priority, canoethernetal format indicator, and VLAN ID. Please refer to
			IEEE 802.1Q for more VLAN tag information.
			VIDH: The high 4 bits of a 12-bit VLAN ID.
			VIDL: The low 8 bits of a 12-bit VLAN ID.
			PRIO: 3-bit 8-level priority.
			CFI: Canoethernetal Format Indicator.
12	31-0	RSVD	Reserved
12	31-0	KSVD	Reserved

## ■ Rx Command Descriptor (OWN=1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	1	0
О	Е																															Offset 0
W	О									RS												]	Buf	fer	_Si	ze (	12 b	its	)			
N	R									(18)	bit	s)																				
=																																
1																																
																																Offset 8
												R.	X_	BU					DRI	ESS												
															(3	32 t	oits	)														
																																Offset 8
															I	RS	۷D															



RSVD	Offset 12

Offset#	Bit#	Symbol	Description
0	31	OWN	When set, indicates that the descriptor is owned by NIC, and is ready to receive packet. The OWN bit is set by driver after having pre-allocated buffer at initialization, or the host has released the buffer to driver. In this case, OWN=1.
			Value Meaning
			0 Descriptor own by host system
			1 Descriptor own by NIC
0	30	EOR	End of Rx descriptor Ring. Set to 1 indicates that this descriptor is the last
			descriptor of Rx descriptor ring. Once NIC's internal receive descriptor
			pointer reaches here, it will return to the first descriptor of Rx descriptor
			ring after this descriptor is used by packet reception.
0	29-12	RSVD	Reserved bits.
0	11-0	Buffer_Size	This field indicate the receive buffer size in bytes. The NIC purges all data
			after 4K bytes if the packet is larger than 4K-byte long.
4	31-0	Rx_Buff_addr	The 32-bit physical address of receive buffer.
8	31-0	RSVD	Reserved bits.
12	31-0	RSVD	Reserved bits.

## ■ Rx Status Descriptor (OWN=0)

	29 28 27 2 F L F N				<b>20 19</b> R R	_	17 1 P F	_	14 U	13 T	12 I	11 R	10	9		7 6 Len			3 2 1 0	Offset 0
WO	SSAA	-1-1-	P 8	P	E U S N	R	I	P	D P	C P	P S	S V			2		,	(	0140)	011500
		MIK	O 2.	T	T		D I		F	F	E	v D								
0			E 3								G									Offset 8
					R	X_E	BUF!				RE	ESS								011500
							(	32 1	ous,	)										
O F		RSV	D (13	bits	3)			Т						VI	LAN	TAC	<u>.                                    </u>			Offset 8
F R F A					,			A V		V	'ID	L(	8 bit:			– PRI	O	С	VIDH	
SG								v A								(3 bi	ts)	F I	(4 bits)	
T		RSVD	(16 bi	its)							P/	\R7	TAL	C	HEC	CKSU	M (	16 t	oits)	Offset 12
														_						

Offset#	Bit#	Symbol	Description
0	31		When set, indicates that the descriptor is owned by NIC. When cleared, indicates that the descriptor is owned by host system. NIC clears this bit when NIC has filled up this Rx buffer with a packet or part of a packet. In



			this case, OWN=0.
			Value Meaning
			0 Descriptor own by host system
			1 Descriptor own by NIC
0	30	EOR	End of Rx descriptor Ring. Set to 1 indicates that this descriptor is the last
			descriptor of Rx descriptor ring. Once NIC's internal receive descriptor
			pointer reaches here, it will return to the first descriptor of Rx descriptor
0	29	FS	ring after this descriptor is used by packet reception.  First segment descriptor. When set, indicates that this is the first descriptor
	27		of a received packet, and this descriptor is pointing to the first segment of the packet.
0	28	LS	Last segment descriptor. When set, indicates that this is the last descriptor
			of a received packet, and this descriptor is pointing to the last segment of
0	27	EAE	the packet.
0	27	FAE	Frame Alignment Error. When set, indicates a frame alignment error has occurred on the received packet. The FAE packet can be received only
			when AER bit at RCR register is set.
0	26	MAR	Multicast Address packet Received. When set, indicates that a multicast
			packet is received
0	25	PAM	Physical Address Matched. When set, indicates that the destination address
			of this Rx packet matches to the value in Ethernet's ID registers. Use to address packets to gateway.
0	24	BAR	Broadcast Address Received. When set, indicates that a broadcast packet is
	- 1	Di III	received. BAR and MAR will not be set simultaneously.
0	23	PPPOE	Identifies if current packet is PPPOE packet
0	22	E802.3	Identifies if current packet is of Ethernet 802.3 format
0	21	RWT	Receive Watchdog Timer expired. When set, indicates that the received
			packet length exceeds 4096 bytes, the receive watchdog timer will expire
	20	DEG	and stop receive engine.
0	20	RES	Receive Error Summary. When set, indicates at least one of the following errors occurred: CRC, RUNT, RWT, FAE. This bit is valid only when LS
			(Last segment bit) is set
0	19	RUNT	Runt packet. When set, indicates that the received packet length is smaller
			than 64 bytes. RUNT packet can be received only when AR bit at RCR register is set.
0	18	CRC	CRC error. When set, indicates that a CRC error has occurred on the
			received packet. A CRC packet can be received only when AER bit at RCR
	1= 15	DID ( DID )	register is set.
0	17, 16	PID1, PID0	Protocol ID1, Protocol ID0: These 2 bits indicate the protocol type of the packet received.
			PID1 PID0
			Non-IP 0 0
			TCP/IP 0 1
			UDP/IP 1 0
			IP 1
0	15	IPF	When set, indicates IP checksum failure.
0	14	UDPF	When set, indicates UDP checksum failure.
0	13	TCPF	When set, indicates TCP checksum failure.
0	12	RSVD	Reserved
0	11-0	Data_Length	This indicates the number of bytes of data on the page pointed by the
			descriptor. The content of the page should start with no reserve at the start of the page (unless offset bit is set)
4	31-0	RxBuff	The 32-bit physical address of receive buffer.
	51 0	Tan Dail	The 52 of physical address of feetire bullet.



8	31	OFFST	Defines if a 2-byte offset exists on this page before valid data.
8	30	FRAG	Indicates the fragmentation flag is set
8	29-17	RSVD	Reserved bits.
8	16	TAVA	Tag Available. When set, the received packet is an IEEE802.1Q VLAN TAG (0x8100) available packet.
8	15-0	VLAN_TAG	If the packet 's TAG (EtherType field) is 0x8100, The NIC extracts four bytes from after source ID, sets TAVA bit to1, and moves the TAG value to this field in Rx descriptor.  VIDH: The high 4 bits of a 12-bit VLAN ID.  VIDL: The low 8 bits of a 12-bit VLAN ID.  PRIO: 3-bit 8-level priority.  CFI: Canoethernetal Format Indicator.
12	31-0	RSVD	Reserved bits.
12	15-0	PARTIAL_CHEC KSUM	In the case of IP packet with no fragmentation: This field is the non-inverted accumulate sum for this IP PDU including Pseudo Header. Result should be 0xFFFF if there are no errors. In the case of IP fragmentation: This field is the non-inverted accumulate sum for this IP PDU excluding Pseudo Header. Summing all partial sums of packets crossing multiple IP PDU's and performing One's complement' inversion is done by software). If the TCP/UDP packet is fragment and carried over 2 more IP packets, only the accumulate sum and not the pseudo header is included in the summation. This value is valid in descriptor with LS=1.

# **Register Summary**

Virtual Address	Size (byte)	Name	Description	Access
0xBD20_0000	6	ETH0_IDR	ID Register. The ID register is only permitted	R/W
			to write by 4-byte access. Read access can be	
			byte, word, or double word access. The initial	
			value is autoloaded from Flash.	
0xBD20_0008	8	ETH0_MAR	Multicast Register. The MAR register is only	R/W
			permitted to write by 4-byte access. Read	
			access can be byte, word, or double word	
			access. Driver is responsible for initializing	
			these registers. The MAR defines 64 bits that	
			is a bit wise index of the multicast function	
			of multicast addresses. The hash function of	
			multicast address is the upper 6 MSB's of the	
			CRC32 of the address (destination). The	
			index then is the numerical representation of	
			those 6 bits in hex format.	
0xBD20_0010	2	ETH0_TXOKCNT	16-bit counter of Tx DMA Ok packets.	R/W
0xBD20_0012	2	ETH0_RXOKCNT	16-bit counter of Rx Ok packets.	R/W
0xBD20_0014	2	ETH0_TXERR	16-bit packet counter of Tx errors including	R/W
			Tx abort, carrier lost, Tx underrun (should be	
			happened only on jumbo frames), and out of	
			window collision.	
0xBD20_0016	2	ETH0_RXERR	16-bit packet counter of Rx errors including	R/W
_			CRC error packets (should be larger than 8	
			bytes) and missed packets.	
0xBD20_0018	2	ETH0_MISSPKT	16-bit counter of missed packets resulting	R/W
_			from Rx FIFO full.	



0xBD20_001A	2	ETH0_FAE	16-bit counter of Frame Alignment Error packets.	R/W
0xBD20_001C	2	ETH0_TX1COL	16-bit counter of those Tx Ok packets with only 1 collision happened before Tx Ok.	R/W
0xBD20_001E	2	ETH0_TXMCOL	16-bit counter of those Tx Ok packets with more than 1, and less than 16 collisions happened before Tx Ok.	R/W
0xBD20_0020	2	ETH0_RXOKPHY	16-bit counter of all Rx Ok packets with physical address matched destination ID.	R/W
0xBD20_0022	2	ETH0_RXOKBRD	16-bit counter of all Rx Ok packets with broadcast destination ID.	R/W
0xBD20_0024	2	ETH0_RXOKMUL	16-bit counter of all Rx Ok packets with multicast destination ID.	R/W
0xBD20_0026	2	ETH0_TXABT	16-bit counter of Tx abort packets.	R/W
0xBD20_0028	2	ETH0_TXUNDRN	16-bit counter of Tx underrun and discarded packets.	R/W
0xBD20 0034	4	ETH0 TRSR	Tx/Rx Status Register.	R
0xBD20 003B	1	ETH0 CR	Command Register.	R/W
0xBD20 003C	2	ETH0 IMR	Interrupt Mask Register.	R/W
0xBD20 003E	2	ETH0 ISR	Interrupt Status Register.	R/W
0xBD20 0040	4	ETH0 TCR	Transmit (Tx) Configuration Register.	R/W
0xBD20 0044	4	ETH0 RCR	Receive (Rx) Configuration Register.	R/W
0xBD20 0058	4	ETH0 MSR	Media Status Register.	R/W
0xBD20 005C	4	ETH0 MIIAR	MII Access Register.	R/W
0xBD20_1300	4	ETH0_TXFDP1	Tx First Descriptor Pointer (FDP) for high priority queue.	R/W
0xBD20_1304	2	ETH0_TXCDO1		R/W
0xBD20_1380	4	ETH0_TXFDP2	Tx First Descriptor Pointer (FDP) for low priority queue.	R/W
0xBD20_1384	2	ETH0_TXCDO2	Tx Current Descriptor Offset (CDO) for low priority queue.	R/W
0xBD20_13F0	4	ETH0_RXFDP	Rx First Descriptor Pointer (FDP).	R/W
0xBD20_13F4	2	ETH0_CDO	Rx Current Descriptor Offset (CDO).	R/W
0xBD20_13F6	1		Rx Ring Size (in number of Descriptors).	R/W
0xBD20_1430	2	ETH0_RXCPUDESC	This is the descriptor number which the CPU has finished processing and returned to IO. CPU needs to update this.	R/W
0xBD20_1432	2	ETH0_RXPSEDESC	Specifies the difference between ETH0_RXCPUDESC and the descriptor number currently in use by NIC in which flow control will be assert.	R/W
0xBD20_1434	4	ETH0_IOCMD	ETHER_IO_CMD.	R/W

Virtual Address	Size (byte)	Name	Description	Access
0xBD30_0000	6	ETH1_IDR	ID Register. The ID register is only permitted	R/W
			to write by 4-byte access. Read access can be	
			byte, word, or double word access. The initial	
			value is autoloaded from Flash.	



_		_		
0xBD30_0008	8	ETH1_MAR	Multicast Register. The MAR register is only	R/W
			permitted to write by 4-byte access. Read	
			access can be byte, word, or double word	
			access. Driver is responsible for initializing	
			these registers. The MAR defines 64 bits that	
			is a bit wise index of the multicast function	
			of multicast addresses. The hash function of	
			multicast address is the upper 6 MSB's of the	
			CRC32 of the address (destination). The	
			index then is the numerical representation of	
			those 6 bits in hex format.	
0xBD30 0010	2	ETH1 TXOKCNT	16-bit counter of Tx DMA Ok packets.	R/W
0xBD30 0012	2	ETH1 RXOKCNT	16-bit counter of Rx Ok packets.	R/W
0xBD30_0014	2	ETH1 TXERR	16-bit packet counter of Tx errors including	R/W
0.0000014	2	LIIII_IALKK	Tx abort, carrier lost, Tx underrun (should be	10, 44
			happened only on jumbo frames), and out of	
			window collision.	
0DD20_0016	2	ETII1 DVEDD		R/W
0xBD30_0016	2	ETH1_RXERR	16-bit packet counter of Rx errors including	K/W
			CRC error packets (should be larger than 8	
0. DD20. 0010		DELLI MICCONTE	bytes) and missed packets.	D/III
0xBD30_0018	2	ETH1_MISSPKT	16-bit counter of missed packets resulting	R/W
			from Rx FIFO full.	
0xBD30_001A	2	ETH1_FAE	16-bit counter of Frame Alignment Error	R/W
			packets.	
0xBD30_001C	2	ETH1_TX1COL	16-bit counter of those Tx Ok packets with	R/W
			only 1 collision happened before Tx Ok.	
0xBD30_001E	2	ETH1_TXMCOL	16-bit counter of those Tx Ok packets with	R/W
_		_	more than 1, and less than 16 collisions	
			happened before Tx Ok.	
0xBD30_0020	2	ETH1_RXOKPHY	16-bit counter of all Rx Ok packets with	R/W
_		_	physical address matched destination ID.	
0xBD30_0022	2	ETH1_RXOKBRD	16-bit counter of all Rx Ok packets with	R/W
_		_	broadcast destination ID.	
0xBD30_0024	2	ETH1_RXOKMUL	16-bit counter of all Rx Ok packets with	R/W
			multicast destination ID.	
0xBD30 0026	2	ETH1 TXABT	16-bit counter of Tx abort packets.	R/W
0xBD30_0028	2	ETH1 TXUNDRN	16-bit counter of Tx underrun and discarded	R/W
0.113230_0020	[	ETITI_THETEDIAN	packets.	10 //
0xBD30 0034	4	ETH1 TRSR	Tx/Rx Status Register.	R
0xBD30_0034 0xBD30_003B	1	ETHI_TRSR	Command Register.	R/W
0xBD30_003B	2	ETHI_CR ETHI IMR	Interrupt Mask Register.	R/W
0xBD30_003C	2	ETH1 ISR	Interrupt Status Register.	R/W
0xBD30_003E 0xBD30_0040		ETH1_ISK ETH1_TCR		R/W
	4	_	Transmit (Tx) Configuration Register.	
0xBD30_0044	4	ETH1_RCR	Receive (Rx) Configuration Register.	R/W
0xBD30_0058	4	ETH1_MSR	Media Status Register.	R/W
0xBD30_005C	4	ETH1_MIIAR	MII Access Register.	R/W
0xBD30_1300	4	ETH1_TXFDP1	Tx First Descriptor Pointer (FDP) for high	R/W
			priority queue.	
0xBD30_1304	2	ETH1_TXCDO1	Tx Current Descriptor Offset (CDO) for high	R/W
			priority queue.	
0xBD30_1380	4	ETH1_TXFDP2	Tx First Descriptor Pointer (FDP) for low	R/W
_		_	priority queue.	
0xBD30_1384	2	ETH1_TXCDO2	Tx Current Descriptor Offset (CDO) for low	R/W
			priority queue.	
0xBD30 13F0	4	ETH1 RXFDP	Rx First Descriptor Pointer (FDP).	R/W
0xBD30_13F4	2	ETHI_RXI DI	Rx Current Descriptor Offset (CDO).	R/W
0xBD30_13F4 0xBD30_13F6	1	ETH1 RXRINGSIZE	Rx Ring Size (in number of Descriptors).	R/W
חכח הכחמצה 1310	1	LIII_ KAKINUSIZE	INA KING SIZE (III HUMBET OF DESCRIPTORS).	IV/ VV



0xBD30_1430	2	_	This is the descriptor number which the CPU has finished processing and returned to IO. CPU needs to update this.	R/W
0xBD30_1432	2	_	Specifies the difference between ETH1_ RXCPUDESC and the descriptor number currently in use by NIC in which flow control will be assert.	R/W
0xBD30_1434	4	ETH1_ IOCMD	ETHER_IO_CMD.	R/W

0xBD20\_0000 0xBD30\_0000 Ethernet0 ID Register (ETH0\_IDR) Ethernet1 ID Register (ETH1\_IDR)

-																						_					6-		- (—			,
3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ID3						ID2				ID1					ID0																

0xBD20\_0004 0xBD30\_0004 cont. of Ethernet0 ID Register (ETH0\_IDR) cont. of Ethernet1 ID Register (ETH1\_IDR)

0ABD 50_0004			cont. o	Lunci	пси	110	ucero	<b></b> (1	<i>,</i> , , , ,	_11	<b>1</b>
31	16	15   14   13	12 11	10 9	8	7	6 5	4	3 2	1	0
			ID5					ID	4		

Reset: 0x0

Bit	Bit Name	Description	R/W	InitVal
7-0	ID0	ID Register. The ID register0-5 are only permitted	R/W	?
15-8	ID1	to write by 4-byte access. Read access can be byte,		
23-16	ID2	word, or double word access. The initial value is		
31-0	ID3	autoloaded from Flash.		
7-0	ID4			
15-8	ID5			

0xBD20\_0008 0xBD30\_0008

Ethernet0 Multicast Register (ETH0\_MAR) Ethernet1 Multicast Register (ETH1\_MAR)

	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0				
MAR3	MAR2	MAR1	MAR0				

0xBD20\_000C 0xBD30\_000C cont. of Ethernet0 Multicast Register (ETH0\_MAR) cont. of Ethernet1 Multicast Register (ETH1\_MAR)

UXDD3U_UUUC		cont. of Ethernett Multicas	i Kegister (E1H1_MAK)				
31   30   29   28   27   26   25   24	23   22   21   20   19   18   17   16	6   15   14   13   12   11   10   9   8   7	6 5 4 3 2 1 0				
MAR7	MAR6	MAR5	MAR4				

Reset: 0x?

Bit	Bit Name	Description	R/W	InitVal
7-0	MAR0	Multicast Register. The MAR register0-7 is only	R/W	?
15-8	MAR1	permitted to write by 4-byte access. Read access		
23-16	MAR2	can be byte, word, or double word access. Driver		
31-0	MAR3	is responsible for initializing these registers. The		
7-0	MAR4	MAR7-0 defined a 64-bits, which is a bit wise		
15-8	MAR5	index of the multicast function of multicast		
23-16	MAR6	addresses. The hash function of multicast		
31-24	MAR7	address is the upper 6 MSB's of the CRC32 of the		
		address (destination). The index then is the		
		numerical representation of those 6 bits in hex		
		format.		



	20_0010 30_0010				Register (ETH0_TXOKCN Register (ETH1_TXOKCN
31	30_0010		13   12   11		
					OkCnt
	0x00			_	1
<b>Bit</b> 15-0	Bit Name	Description CT DMA OL 1 ( P. II	R/W		
.5-0	TxOkCnt	16-bit counter of Tx DMA Ok packets. Rolls of automatically. Write to clear.	over R/W	0	
				~	
	20_0012 30_0012				Register (ETH0_RXOKCN Register (ETH1_RXOKCN
)XDD. } ]	30_0012		13   12   11		
/ 1		10 12 11 1	15  12  11		OkCnt
2 Anot	: 0x00				
Keset: Bit	Bit Name	Description	R/W	InitVal	]
15-0	RxOkCnt	16-bit counter of Rx DMA Ok packets. Rolls of			1
		automatically. Write to clear.			
			13   12   11	10 9 8 TxE	rrCnt
Reset:	: 0x00				rrCnt
Bit	Bit Name	Description	R/W	TxE InitVal	rrCnt
Bit		Description  16-bit counter of Tx error packets. Rolls over automatically. Write to clear.		TxE	rrCnt
<b>Bit</b> .5-0	Bit Name TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.	R/W	TxE  InitVal  0	
Bit   5-0   <b>DxBD</b>	Bit Name	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet Ethernet	R/W R/W 0 RX Erro 1 RX Erro	InitVal 0 or Counte	r Register (ETH0_RXERR r Register (ETH1_RXERR
Bit 15-0 0xBD	Bit Name TxErrCnt  20_0016	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet Ethernet	R/W R/W 0 RX Erro	InitVal  Or Counte or Counte 10 9 8	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0
3it 5-0 0xBD	Bit Name TxErrCnt  20_0016	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet Ethernet	R/W R/W 0 RX Erro 1 RX Erro	InitVal  Or Counte or Counte 10 9 8	r Register (ETH0_RXERR r Register (ETH1_RXERR
Bit 15-0 0xBD 0xBD	Bit Name	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14	0 RX Erro 1 RX Erro 13   12   11	InitVal  Or Counte Or Counte 10 9 8 RxE	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0
DxBD DxBD Reset:	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14   15   14   15   14   15   14   15   14   15   14   15   14   15   14   15   14   15   15	0 RX Erro 1 RX Erro 13   12   11	InitVal  Or Counte To 9 8 RxF	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0
DxBD: 31 Reset:	Bit Name	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14	0 RX Erro 1 RX Erro 13   12   11	InitVal  Or Counte Or Counte 10 9 8 RxE	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0
OxBD: Classification (Control of the Control of the	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.	R/W	InitVal  Or Counte Or Counte 10 9 8 RxE	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0 rrCnt
0xBD: 31 Reset: 5-0	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.  Ethernet0 Mis	R/W   R/W	InitVal  Or Counte or Counte 10 9 8 RxE	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0  TTCnt  Register (ETH0_MISSPKT
OxBD: Classification of the control	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.  Ethernet0 Mis Ethernet1 Mis	R/W R/W  0 RX Erro 1 RX Erro 13 12 11  R/W  R/W  R/W	InitVal  Or Counte  Tx E  InitVal  InitVal  InitVal  Counter I  Counter I	r Register (ETH0_RXERR r Register (ETH1_RXERR 7 6 5 4 3 2 1 0 crCnt  Register (ETH0_MISSPKT) Register (ETH1_MISSPKT)
Sit 5-0 xxBD xxBD 1 Reset: Sit 5-0	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.  Ethernet0 Mis Ethernet1 Mis	R/W   R/W	InitVal  O  Counter I  Counter I  Counter I  10 9 8	r Register (ETH0_RXERR r Register (ETH1_RXERR 7 6 5 4 3 2 1 0 crCnt  Register (ETH0_MISSPKT) Register (ETH1_MISSPKT)
Reset: 5-0  Reset: 5-1	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.  Ethernet0 Mis Ethernet1 Mis	R/W R/W  0 RX Erro 1 RX Erro 13 12 11  R/W  R/W  R/W	InitVal  O  Counter I  Counter I  Counter I  10 9 8	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0     OutPoint    Register (ETH0_MISSPKT)   Register (ETH1_MISSPKT)   7   6   5   4   3   2   1   0
0xBD:	Bit Name   TxErrCnt	16-bit counter of Tx error packets. Rolls over automatically. Write to clear.  Ethernet  Ethernet  16   15   14    Description  16-bit counter of Rx error packets. Rolls over automatically. Write to clear.  Ethernet0 Mis Ethernet1 Mis	R/W R/W  0 RX Erro 1 RX Erro 13 12 11  R/W  R/W  R/W	InitVal  O  InitVal  InitVal	r Register (ETH0_RXERR r Register (ETH1_RXERR   7   6   5   4   3   2   1   0     0   0   0   0       0   0   0

automatically. Write to clear.



0xBD3	30_001A					er (ETH1_FA
1		16 15 14 13	12   11	10 9 8		4   3   2   1   0
				FA	ECnt	
	0x00					
Bit	Bit Name	Description		InitVal		
15-0	FAECnt	16-bit counter of Fragment Alignment Error	R/W	0		
		packets. Rolls over automatically. Write to clear.			J	
lvRD′	20_001C	Ethernet0 Tx 1 <sup>st</sup> Co	llicion	Counter	Register (FT	HO TYICOI
	20_001C 30_001C	Ethernet1 Tx 1 <sup>st</sup> Co				
31	00_0020	16 15 14 13				
				Tx	1Col	
Reset:	0x00					
Bit	Bit Name	Description	R/W	InitVal	]	
15-0	Tx1Col	16-bit counter of TxCol packets. Rolls over	R/W	0	]	
		automatically. Write to clear. This only records				
		which have entered just one collision before Tx OK.				
	20_001E 30_001E	which have entered just one collision before Tx OK.  Ethernet0 Tx Multi C Ethernet1 Tx Multi C				
0xBD3		OK.  Ethernet0 Tx Multi C	ollision	<b>Counter</b> 10 9 8	r Register (E'	TH1_TXMCC
<b>0xBD3</b> 31	30_001E	OK.  Ethernet0 Tx Multi C Ethernet1 Tx Multi C	ollision	<b>Counter</b> 10 9 8	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
OxBD3	0x00	Ethernet0 Tx Multi C Ethernet1 Tx Multi C  16 15 14 13	ollision 12   11	Counter 10 9 8 TxN	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
OxBD3  31  Reset: Bit	30_001E	OK.  Ethernet0 Tx Multi C Ethernet1 Tx Multi C  16   15   14   13    Description	collision 12   11   R/W	<b>Counter</b> 10 9 8	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
OxBD3  31  Reset: Bit	0x00  Bit Name	Ethernet0 Tx Multi C Ethernet1 Tx Multi C  16 15 14 13	R/W   s R/W	Counter 10 9 8 TxN	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
OxBD3  31  Reset: Bit	0x00  Bit Name	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the collisions).	R/W s R/W	Counter 10 9 8 TxN	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
OxBD3  31  Reset: Bit	0x00  Bit Name	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track	R/W s R/W	Counter 10 9 8 TxN	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
DxBD3  Reset: Bit	0x00  Bit Name	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the collisions).	R/W s R/W	Counter 10 9 8 TxN	r <b>Register</b> (E' 7   6   5   4	TH1_TXMCC
0xBD3 Reset: Bit 15-0	0x00 Bit Name TxMCol	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr 1	R/W  R/W  R/W  R/W  R  R  R  R  R  R  R  R  R  R  R  R  R	Counter 10 9 8 TxN  InitVal 0	r Register (E'   7   6   5   4   4   4   4   4   4   4   4   4	TH1_TXMCC 4   3   2   1   0
0xBD3  Reset: Bit 15-0  0xBD2  0xBD3	0x00    Bit Name   TxMCol	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr in Ethernet1 Rx Ok Physi	R/W R/W s R/W k e	Counter 10 9 8 TxM  InitVal 0	r Register (E'   7   6   5   MCol  er Register (Eer Regist	TH1_TXMCC 4   3   2   1   0
Reset: Bit 15-0 0xBD2 0xBD2	0x00 Bit Name TxMCol	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr 1	R/W R/W s R/W k e	Counter   10   9   8	r Register (E'   7   6   5   MCol  er Register (Eer Regist	TH1_TXMCC 4   3   2   1   0
0xBD3  Reset: Bit 15-0  0xBD3 31	0x00 Bit Name TxMCol  20_0020 30_0020	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr in Ethernet1 Rx Ok Physi	R/W R/W s R/W k e	Counter   10   9   8	r Register (E'   7   6   5     MCol  er Register (Eer Register (Eer 7   6   5     7   6   5     7   6   5     7   6   5	TH1_TXMCC 4   3   2   1   0
Reset: Bit 15-0  DxBD2  DxBD2  DxBD3	0x00 Bit Name TxMCol  20_0020 30_0020	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr of Ethernet1 Rx Ok Physi	R/W R/W R/W R/W R	Counter 10 9 8 TxN  InitVal 0  d Counter 10 9 8 RxPhy	r Register (E'   7   6   5     MCol  er Register (Eer Register (Eer 7   6   5     7   6   5     7   6   5     7   6   5	TH1_TXMCC 4   3   2   1   0
0xBD3 31  Reset: Bit 15-0  0xBD3 31  Reset: Bit	0x00    Bit Name   TxMCol	Description    Description   16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.    Ethernet0 Rx Ok Physical addr of Ethernet1 Rx Ok Physical Addr of Eth	R/W  R/W  R/W  R/W  R/W  R/W	Counter TxN  InitVal  Counter Counter RxPhy  InitVal	r Register (E'   7   6   5     MCol  er Register (Eer Register (Eer 7   6   5     7   6   5     7   6   5     7   6   5	TH1_TXMCC 4   3   2   1   0
0xBD3 31  Reset: Bit 15-0  0xBD2 0xBD3 31	0x00 Bit Name TxMCol  20_0020 30_0020	Description  16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.  Ethernet0 Rx Ok Physical addr to Ethernet1 Rx Ok Physical addr to 16 lts 14 lts 18 lts 18 lts 19 lts	R/W  R/W  R/W  R/W  R/W  R/W	Counter 10 9 8 TxN  InitVal 0  d Counter 10 9 8 RxPhy	r Register (E'   7   6   5     MCol  er Register (Eer Register (Eer 7   6   5     7   6   5     7   6   5     7   6   5	TH1_TXMCC 4   3   2   1   0
0xBD3 31  Reset: Bit 15-0  0xBD3 31  Reset: Bit	0x00    Bit Name   TxMCol	Description    Description   16-bit counter of Tx Multi Collision packets. Roll over automatically. Write to clear. This keeps track of those packets with less than 16 collisions (or the configured retry count) before Tx Ok.    Ethernet0 Rx Ok Physical addr of Ethernet1 Rx Ok Physical Addr of Eth	R/W  R/W  R/W  R/W  R/W  R/W	Counter TxN  InitVal  Counter Counter RxPhy  InitVal	r Register (E'   7   6   5     MCol  er Register (Eer Register (Eer 7   6   5     7   6   5     7   6   5     7   6   5	TH1_TXMC0 4   3   2   1   0

0xBD20\_0022Ethernet0 Rx Ok Broadcast addr matched Counter Register (ETH0\_RXBRD)0xBD30\_0022Ethernet1 Rx Ok Broadcast addr matched Counter Register (ETH1\_RXBRD)3116 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |



ILEIA.F	الله الله الله الله الله الله الله الله					RTL8186
					RxBr	dAddM
Reset:	0x00					
Bit	Bit Name	Description		R/W	InitVal	
15-0	RxBrdAddM	16-bit counter of Rx Ok packets with destination address. Rolls over auton Write to clear.		R/W	0	
	20_0024 60_0024					er Register (ETH0_RXMUL) er Register (ETH1_RXMUL)
31		16	15   14   13   1			
					RxMu	ılAddM
Reset:					I= . == -	-
Bit 15.0	Bit Name	Description	1.1	R/W	InitVal	_
15-0	RxMulAddM	16-bit counter of Rx Ok packets with destination address. Rolls over auton Write to clear.		R/W	0	
	20_0026 20_0026	16		x Aboı	<b>t Count</b> 10 9 8	er Register (ETH0_TXABT) er Register (ETH1_TXABT) 3 7 6 5 4 3 2 1 0 Abt
Reset:	0v00					
Bit	Bit Name	Description		R/W	InitVal	1
15-0	TxAbt	16-bit counter of Tx aborted packets automatically. Write to clear. This ac over collision, underrun, LNK failure	counts for	R/W	0	
	20_0028 20_0028			errun (	<b>Counter 1</b> 10   9   8	Register (ETH0_TXUNDRN) Register (ETH1_TXUNDRN) Register (ETH1_TXUNDRN) Register (ETH1_TXUNDRN) Register (ETH1_TXUNDRN) Register (ETH0_TXUNDRN) Register (ETH0_TXUNDRN) Register (ETH0_TXUNDRN) Register (ETH0_TXUNDRN) Register (ETH0_TXUNDRN)
Reset:	0x00					
Bit	Bit Name	Description		R/W	InitVal	
15-0	TxUndrn	16-bit counter of Tx Underrun packe automatically. Write to clear. (Only jumbo frame which may not be allow RTL8186)	possible for	R/W	0	
0xBD3	0_0034 0_0034 29 28 27 26 2	25   24   23   22   21   20   19   18   17   16 (Reserved)	Ethe	rnet1 T		atus Register (ETH0_TRSR)  atus Register (ETH1_TRSR)  7   6   5   4   3   2   1   0  T   T   R   R  O   U   X   S  K   N   F   V  E   D



Bit	Bit Name	Description	R/W	InitVal
3	TOK	Transmit OK: Set to 1 indicates that the	R	0
		transmission of a packet was completed		
		successfully and no transmit underrun occurs.		
2	TUN		R	0
		was exhausted during the transmission of a packet.		
		The NIC can re-transfer data if the Tx FIFO		
		underruns and can also transmit the packet to the		
		wire successfully even though the Tx FIFO		
		underruns. That is, when TSD <tun>=1,</tun>		
		TSD < TOK >= 0 and $ISR < TOK >= 1$ (or		
		ISR <ter>=1). Handle underrun transmit with</ter>		
		care.		
1	RXFE	Rx FIFO is Empty.	R	0
0	RSVD	Reserved.	-	-

0xBD20\_003B 0xBD30\_003B Ethernet0 Command Register (ETH0\_CR) Ethernet1 Command Register (ETH1 CR)

UADD 50_005 Ether ict Co	,,,,,,,	mana register (D1111_CR)							
31	8 7	7 6	5	4	3	2	1	0	
		(R	ese	rve	d)	R	R	R	
						X	X	S	
						V	C	T	
						L	S		
						Α	Е		
						N			

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
2	RXVLAN	Receive VLAN de-tagging enable. 1: Enable. 0: Disable.	R/W	0
1	RXCSE	Receive checksum offload enable. 1: Enable. 0: Disable.	R/W	0
0	RST	Reset: Setting to 1 to force the NIC enters a software reset state which disables the transmitter and receiver, reinitializes the FIFOs, triggers interrupt Swint for RISC to reset the system buffer pointer to the initial value Tx/Rx FDP. The values of IDR0-5 and MAR0-7 will have no changes. This bit is 1 during the reset operation, and is cleared to 0 by the NIC when the reset operation is complete.	R/W	0

0xBD20\_003C 0xBD30\_003C Ethernet0 Interrupt Mask Register (ETH0\_IMR) Ethernet1 Interrupt Mask Register (ETH1\_IMR)

UNDDE U_UUE C							up:		·DIE		-DU	· (-				,
31 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		(Re	eserv	/ed)		S	T	L	Т	T	R	R	R	R	R	R
						W	D	N	Е	О	D	X	S	X	S	О
						I	U	K	R	K	U	F	V	R	V	K
						n		C				U	D	U	D	
						t		Н				L		N		
								G				L		T		

Bit	Bit Name	Description	R/W	InitVal
10	SWInt	1: enable interrupt	R/W	0
		0: disable interrupt		
9	TDU	1: enable interrupt	R/W	0



		0: disable interrupt		
8	LNKCHG	1: enable interrupt	R/W	0
		0: disable interrupt		
7	TER	1: enable interrupt	R/W	0
		0: disable interrupt		
6	TOK	1: enable interrupt	R/W	0
		0: disable interrupt		
5	RDU	1: enable interrupt	R/W	0
		0: disable interrupt		
4	RXFULL	1: enable interrupt	R/W	0
		0: disable interrupt		
3, 1	RSVD	Reserved.	-	-
2	RXRUNT	1: enable interrupt	R/W	0
		0: disable interrupt		
0	ROK	1: enable interrupt	R/W	0
		0: disable interrupt		

0xBD20\_003E 0xBD30\_003E Ethernet0 Interrupt Status Register (ETH0\_ISR) Ethernet1 Interrupt Status Register (ETH1\_ISR)

0ABB30_003E		Little	11011 111	ICI I	սբւ	Dia	itus	110	Swi	<b>CI</b> (			_101	••)
31	16 15	14 13	12 11	10	9	8	7	6	5	4	3	2	1	0
		(Reserv	red)	S	T	L	T	T	R	R	R	R	R	R
				W	D	N	Е	О	D	X	S	X	S	О
				I	U	K	R	K	U	F	V	R	V	K
				n		C				U	D	U	D	
				t		Н				L		N		
						G				L		T		

Bit	Bit Name	Description	R/W	InitVal
10	SWInt	Software Interrupt pending:	R/W	0
		When set to 1 indicates a software interrupt was		
		forced. Write 1 to clear.		
9	TDU	Tx Descriptor Unavailable:	R/W	0
		When set, indicates Tx descriptor is unavailable.		
8	LNKCHG	Link Change:	R/W	0
		Set to 1 when link status is changed. Write 1 to		
		clear.		
7	TER	Transmit (Tx) Error:	R/W	0
		Indicates that a packet transmission was aborted,		
		due to excessive collisions, according to the		
		TXRR's setting. Write 1 to clear.		
6	TOK	Transmit Interrupt:	R/W	0
		Indicates that the DMA of the last descriptor of		
		RxIntMitigation number of Tx packet has		
		completed and the last descriptor has been closed.		
		Write 1 to clear.		
5	RDU	Rx Descriptor Unavailable:	R/W	0
		When set, indicates Rx descriptor is unavailable or		
		Rx_Pse_Des_Thres was broken.		
4	RXFULL	Rx FIFO Overflow, caused by RBO/RDU, poor	R/W	0
		system bus (Lexra bus) performance, or		
		overloaded Lexra bus traffic.		
3, 1	RSVD	Reserved.	-	-
2	RXRUNT	Rx error caused by runt error characterized by the	R/W	0
		frame length in bytes being less than 64 bytes.		
		Write 1 to clear.		
0	RXOK	Receive (Rx) OK:	R/W	0
		This interrupt is set either when RxIntMitigation		



packet is met or RxPktTimer expires.	Write 1 to	
clear.		

0xBD20\_0040 0xBD30\_0040 Ethernet0 Transmit Configuration Register (ETH0\_TCR) Ethernet1 Transmit Configuration Register (ETH1 TCR)

																	9				9-~		·— –			,
31   30   29   28	27 26	25 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			(Re	eserv	ed)										IFG		LI	ВК			(I	Res	erve	ed)		

Reset: 0x0000\_0C00

Bit	Bit Name	Desc	cript	ion			R/W	InitVal
12-10	IFG	Interadju stand The us (1	Franst the dard: time	meGa e inte : 9.6 : can ops) nula	p Time: This field a erframe gap time lon us for 10Mbps, 960 be programmed from and 960ns to 1440ns for the inter frame gap time lon us for the inter frame gap and 15 feet and 15 feet and 15 feet and 15 feet and 16 feet an	ger than the ns for 100Mbps. n 9.6 us to 14.4 (100Mbps).	R/W	3
9-8	LBK	TX+ The link 00: 01: 10:	-/- lir loop state norn Rese Rese	nes u back c. nal o erved erved		est condition.	R/W	0

0xBD20\_0044 0xBD30\_0044 Ethernet0 Receive Configuration Register (ETH0\_RCR) Ethernet1 Receive Configuration Register (ETH1\_RCR)

UNDDE U_UU.	Dimerment recei					. (			. • • • •	,
31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16	5 15 14 13 1	2 11 10	0 9 8	7 6	5	4	3	2	1 0	)
(Reserved)				Α	A	A	Α	Α	A .	A
				F	Е	R	В	M	P	A
				L	R				M	P
				О						
				W						

Bit	Bit Name	Description	R/W	InitVal
6	AFLOW	Set 1 to accept flow control packets	R/W	0
5		Accept Error Packet: When set to 1, all packets with CRC error, alignment error, and/or collided fragments will be accepted. When set to 0, all packets with CRC error, alignment error, and/or collided fragments will be rejected.	R/W	0
4	AR	Accept Runt: This bit allows the receiver to accept	R/W	0



		packets that are smaller than 64 bytes. The packet must be at least 8 bytes long to be accepted as a runt. Set to 1 to accept runt packets.		
3	AB	Set to 1 to accept broadcast packets, 0 to reject.	R/W	0
2	AM	Set to 1 to accept multicast packets, 0 to reject.	R/W	0
1	APM	Set to 1 to accept physical match packets, 0 to reject.	R/W	0
0	AAP	Set to 1 to accept all packets with physical destination address, 0 to reject.	R/W	0

0xBD20\_0058Ethernet0 Media Status Register (ETH0\_MSR)0xBD30\_0058Ethernet1 Media Status Register (ETH1\_MSR)

2 21 20 19 18 17 16 1	5   14   13   12   11   10   9   8	7 6	5 4	3 2	1 0	)
(Reserved)		F R	TR	SL	Tl	R
		$T \mid X$	X S	PI	_ X	X
		X F	FV	E N	[ P ]	P
		F C	$C \mid D$	E K	F 1	F
		$C \mid E$	Е	D B		

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
7	FTXFC	Force Tx Flow Control:	R/W	0
		1 = enabled Flow control in the absence of NWAY.		
		0 = disables Flow control in the absence of		
		NWAY.		
6	RXFCE	RX Flow control Enable: The flow control is	R/W	0
		enabled in full-duplex mode only. Packets are		
		dropped if buffer is exhausted. Default is 0.		
		1 = Rx Flow Control Enabled.		
		0 = Rx Flow Control Disabled.		
5	TXFCE	Tx Flow Control Enable:	R/W	0
		1 = enable flow control		
		ACCEPT ERRORS MUST NOT BE ENABLED		
4	RSVD	Reserved.	R/W	0
3	SPEED	Media Mode: $1 = 10$ Mbps. $0 = 100$ Mbps.	R/W	0
2	LINKB	Inverse of Link status. 0 = Link OK. 1 = Link Fail.	R/W	0
1	TXPF	Tx Pause frame:	R/W	0
		1: Ethernet NIC has sent a pause packet.		
		0: Ethernet NIC has sent a timer done packet.		
0	RXPF	Pause Flag:	R/W	0
		1 = Ethernet NIC is in backoff state because a		
		pause packet received.		
		0: pause state is clear.		

0xBD20\_005CEthernet0 MII Access Register (ETH0\_MIIAR)0xBD30\_005CEthernet1 MII Access Register (ETH1\_MIIAR)

31	30	29		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F		PHY	ΙAD	DR			(Re	eser	ved)			REG	GAI	DDR								]	DA.	ГА							
L																															
A																															
G																															

Reset: 0x0400\_0000

Bit	Bit Name	Description	R/W	InitVal
31	FLAG	Flag bit, used to identify access to MII register:	R/W	0
		1: Write data to MII register. Turns to 0		

CONFIDENTIAL 52 PRELIMINARY v0.97



		automatically upon completion of MAC writing to the specified MII register.  0: Read data from MII register. Turns to 1 automatically upon completion of MAC reading the specified MII register.  Read write turn around time I s about 64 us.		
30-26	PHYADDR	Defines the Phy address for the MII.	R/W	0x1
20-16	REGADDR	5-bit MII register address.	R/W	0
15-0	DATA	16 bit MII resgister data.	R/W	0

0xBD20\_1300 0xBD30\_1300 Ethernet0 TX First Descriptor Pointer 1 Register (ETH0\_TXFDP1) Ethernet1 TX First Descriptor Pointer 1 Register (ETH1\_TXFDP1)

UZ	DDJ	<u></u>	700										Juic	1110	11.	Z <b>X I</b>	nst.	DUS	crip	w	1 011	1111	1 1	ug.	13tc	ı (E	/ I I I	L1_1	LZNI	·DI	. I <i>)</i>
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Tx	(FD	P1															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	TxFDP1	High priority Tx First Descriptor Pointer to the Tx	R/W	0
		Ring.		

0xBD20\_1304 0xBD30\_1304 Ethernet0 TX Current Descriptor Offset 1 Register (ETH0\_TXCDO1) Ethernet1 TX Current Descriptor Offset 1 Register (ETH1\_TXCDO1)

31	16 1:	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<u> </u>			(R	esei	ved	.)					,	ТхС	DO	1	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
5-0	TxCDO1	High priority Tx Current Descriptor Offset:	R/W	0
		FDP+CDO = current descriptor pointer. CDO		
		increments by 16 bytes each time.		

0xBD20\_1380 0xBD30\_1380 Ethernet0 TX First Descriptor Pointer 2 Register (ETH0\_TXFDP2) Ethernet1 TX First Descriptor Pointer 2 Register (ETH1\_TXFDP2)

31   30   29   28   2	' /     /6     /5     /4     /4     / /     /	20 19 18 17 16	15   14   13   12	11 10 9 8 7	7 6 5 4	3 2 1	0
		TxFDl	L 🚣				

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	TxFDP2	Tx First Descriptor Pointer to the low priority Tx	R/W	0
		Ring.		

0xBD20_1384 0xBD30_1384	Ethernet0 TX Current Descriptor Offset 2 Register (ETH0_TXCDO2) Ethernet1 TX Current Descriptor Offset 2 Register (ETH1_TXCDO2)
31	16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0
	(Reserved) TxCDO2

Bit	Bit Name	Description	R/W	InitVal
5-0	TxCDO2	Low priority Tx Current Descriptor Offset:	R/W	0
		FDP+CDO = current descriptor pointer. CDO		



increments by 16 bytes each time.	

0xBD20\_13F0 0xBD30\_13F0 Ethernet0 RX First Descriptor Pointer Register (ETH0\_RXFDP)
Ethernet1 RX First Descriptor Pointer Register (ETH1\_RXFDP)

UA	CADDOU_151 0 Edicincti KX1 iist Descriptor i omter Register (E1111_KX1 D1)																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														R	xFD	P															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	RxFDP	Rx First Descriptor Pointer to the Rx Descriptor	R/W	0
		Ring.		

0xBD20\_13F4 0xBD30\_13F4 Ethernet0 RX Current Descriptor Offset Register (ETH0\_RXCDO) Ethernet1 RX Current Descriptor Offset Register (ETH1\_RXCDO)

0.122 C 0_1C1 .	zonerneez zur current z estriptor criste riegister (z z zzz z zu c z
31	16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0
	(Reserved) RxCDO

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
5-0	RxCDO	Rx Current Descriptor Offset: RxFDP+RxCDO =	R/W	0
		current descriptor pointer. CDO increments by		
		16 each time (each increment is one byte).		

0xBD20\_13F6 0xBD30 13F6 Ethernet0 RX Descriptor Ring Size Register (ETH0\_RXRINGSIZE) Ethernet1 RX Descriptor Ring Size Register (ETH1\_RXRINGSIZE)

8 7 6 5 4 3 2 1 (Reserved) SIZ												
(Reserved) SIZ	31			8	7	6	5	4	13	7	1	0
						(F	Rese	rve	ed)		SIZ	ZE

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
1-0	SIZE	This is the total number of descriptors in the Rx	R/W	0
		descriptor ring.		
		00: 16 descriptors		
		01: 32 descriptors		
		10: 64 descriptors		

0xBD20\_1430 0xBD30\_1430 Ethernet0 RX CPU Descriptor Number Register (ETH0\_RXCPUDESC) Ethernet1 RX CPU Descriptor Number Register (ETH1\_RXCPUDESC)

UADD3U_173U	Eulernett KA Ci	U	JUSU	Tibi	IOI I	1UIII	DCI	ILC	giou	<b>LI</b> (	(121)		_11/		$\mathbf{O}\mathbf{D}$		<i>-</i> )
31	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				(Re	eserv	red)			W	RS	SVD	Rx	_CF	PU_	Des	. Nı	ım
									R				_	_	_		
									A								
	· ·								Р								

Bit	Bit Name	Description	R/W	InitVal
8		This indicates to Ethernet NIC that Ethernet driver has allocated free RX CMD descriptors past End Of Ring. Ethernet NIC module will clear this bit	R/W	0
		when it wraps around the RX CMD descriptor ring.		
5-0	Rx_CPU_Des_N	This is the descriptor # which the CPU has	R/W	0



um	finished processing and returned to IO. CPU needs to update this. When Ethernet descriptor processing reaches End Of Ring, Ethernet driver must set "WRAP" (1431h) bit to high. This will	
	indicate to Ethernet NIC module that descriptors	
	have been allocated past end of ring descriptor.	

0xBD20\_1432

Ethernet0 RX PSE Descriptor Threshold Register (ETH0\_RXPSEDESC) Ethernet1 RX PSE Descriptor Threshold Register (ETH1\_RXPSEDESC)

UXBD3U_1432	Etherneti KA PSE Descriptor Inresnoid Register (ETHI_KAPSEDES)
31	16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0
	(Reserved) Rx_PSE_Des_Nu

Reset: 0x0000\_0000

	Bit Name	Description	R/W	InitVal
5-0	Rx_PSE_Des_N	Tx Threshold: Specifies the threshold level in the	R/W	0
	um	Tx FIFO to begin the transmission. When the byte		
		count of the data in the Tx FIFO reaches this level,		
		(or the FIFO contains at least one complete packet		
		or the end of a packet) the Ethernet NIC module		
		will transmit this packet.		

0xBD20\_1434 0xBD30\_1434 Ethernet0 I/O Command Register (ETH0\_IOCMD)
Ethernet1 I/O Command Register (ETH1\_IOCMD)

0ABBC0_1 IC I			Editor III		OIIIIIIIII II	register (Elli	`	J C11	,,	
31 30 29 28 27 26 25 24 23 22 21	20 19	18 17 16	15   14   13	12 11	10 9 8	7 6 5 4	3	2	1 0	
(Reserved)	T	TxInt	RXPkt	R	RxInt	(Reserved)	R	T	TT	
	X	Mitigation	Timer	X	Mitigation		E	Е	$X \mid X$	(
	T			F				1	FF	3
	Н			T					N N	1
				Н				l	LE	I

Bit	Bit Name	Description	R/W	InitVal
20-19	TXTH	Tx Threshold: Specifies the threshold level in the Tx FIFO to begin the transmission. When the byte count of the data in the Tx FIFO reaches this level, (or the FIFO contains at least one complete packet or the end of a packet) the NIC will transmit this packet.  00: 64 bytes 01: 128 bytes 10: 256 bytes 11: Reserved	R/W	0
18-16	TxIntMitigation	This sets the number of packets received before TxOK interrupt is triggered.    000-1 pkt	R/W	0
15-13	RXPktTimer	Timer to trigger RxOK interrupt after receipt of RxIntMitigation pkts.  000 – no timer set  001 ~ 111 : the timer interval defining a multiple	R/W	0



		of 82us ex: 011 = timer interval This only applies to pack bytes. Once RxOK is as mechanism is reinitialized	ets of size larger than 128 sserted the timer			
12-11	RXFTH	Rx FIFO Threshold: Specilevel. When the number of from a packet, which is be FIFO, has reached to this contained a complete pace master function will begin from the FIFO to the host the threshold level accorditable:  00 = no rx threshold. The of data after having receive FIFO.  01 = 32 bytes  10 = 64 bytes  11 = 128 bytes	R/W	0		
10-8	RxIntMitigation	This sets the number of p RxOK interrupt is trigger packets of size larger than is asserted the mitigation reinitialized.  000- 1 pkt 010- 3 pkts	R/W	0		
		100- 5 pkts 110- 7 pkts	101- 6 pkts 111- 8 pkts			
3	RE	MII Rx Enable		R/W	0	
2	TE	MII Tx Enable		R/W	0	
1	TXFNL	Low Priority DMA-Ethernet Transmit enable.  1: Enable.  0: Disable.			0	
0	TXFNH	High Priority DMA-Ethe 1: Enable. 0: Disable.	High Priority DMA-Ethernet Transmit enable. 1: Enable.			

### 10. UART Controller

RTL8186 features two 16C550 compatible UART, containing a 16-bytes FIFO on each. In addition, auto flow control is provided, in which, auto-CTS mode (CTS controls transmitter) and auto-RTS mode (Receiver FIFO contents and threshold control RTS) are both supported. The baud rate is programmable and allows division of any input reference clock by 1 to (2^16-1) and generates an internal 16x clock. RTL8186 provides fully programmable serial interface, which can be configured to support 7,8 bit characters, even, odd, no parity generation and detection, and 1 or 2 stop bit generation. Also, fully prioritized interrupt control and loopback functionality for diagnostic capability are provided.

#### **Register Summary**

Virtual address	Size (byte)	Name	Description	Access
0xBD01_00C3	1	UART0_RBR	Receiver buffer register. (DLAB=0)	R
0xBD01_00C3	1	UART0_THR	Transmitter holding register. (DLAB=0)	W
0xBD01_00C3	1	UARTO DLL	Divisor latch LSB. (DLAB=1)	R/W



0xBD01_00C7	1	UART0_IER	Interrupt enable register. (DLAB=0)	R/W
0xBD01_00C7	1	UART0_DLM	Divisor latch MSB. (DLAB=1)	R/W
0xBD01_00CB	1	UART0_IIR	Interrupt identification register.	R
0xBD01_00CB	1	UART0_FCR	FIFO control register	W
0xBD01_00CF	1	UART0_LCR	Line control register	R/W
0xBD01_00D3	1	UART0_MCR	Modem control register	R/W
0xBD01_00D7	1	UART0_LSR	Line status register	R/W
0xBD01_00DB	1	UART0_MSR	Modem status register	R/W
0xBD01_00DF	1	UART0_SCR	Scratch register	R/W
0xBD01_00E3	1	UART1_RBR	Receiver buffer register. (DLAB=0)	R
0xBD01_00E3	1	UART1_THR	Transmitter holding register. (DLAB=0)	W
0xBD01_00E3	1	UART1_DLL	Divisor latch LSB. (DLAB=1)	R/W
0xBD01_00E7	1	UART1_IER	Interrupt enable register. (DLAB=0)	R/W
0xBD01_00E7	1	UART1_DLM	Divisor latch MSB. (DLAB=1)	R/W
0xBD01_00EB	1	UART1_IIR	Interrupt identification register.	R
0xBD01_00EB	1	UART1_FCR	FIFO control register	W
0xBD01_00EF	1	UART1_LCR	Line control register	R/W
0xBD01_00F3	1	UART1_MCR	Modem control register	R/W
0xBD01_00F7	1	UART1_LSR	Line status register	R/W
0xBD01_00FB	1	UART1_MSR	Modem status register	R/W
0xBD01_00FF	1	UART1_SCR	Scratch register	R/W

0xBD01_00C3 (DLAB = 0, Read_Mode) 0xBD01_00E3 (DLAB = 0, Read_Mode)	UARTO Receive Buffer Register (UARTO_RBR) UART1 Receive Buffer Register (UART1_RBR)
31	8 7 6 5 4 3 2 1 0
	RDATA
Reset: 0x00	
$0xBD01\_00C3$ (DLAB = 0, Write_Mode)	UART0 Transmitter Holding Register (UART0_THR)
$0xBD01\_00E3$ (DLAB = 0, Write_Mode)	UART1 Transmitter Holding Register (UART1_THR)
31	8 7 6 5 4 3 2 1 0
	WDATA
Reset: 0x00	
$0xBD01\_00C3 (DLAB = 1)$	UARTO Divisor Latch LSB Register (UARTO_DLL)
$0xBD01\_00E3 (DLAB = 1)$	UART1 Divisor Latch LSB Register (UART1_DLL)
31	8 7 6 5 4 3 2 1 0
	DLLB
Reset: 0v00	

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7-0	RDATA	Receive Data	R	0
Bit	Bit Name	Description	R/W	InitVal
7-0	WDATA	Write Transmit Holding Data	W	0
Bit	Bit Name	Description	R/W	InitVal
7-0	DLLB	Divisor Latch LSB	R/W	0

$0xBD01\_00C7 (DLAB = 0)$	UART0 Interrupt Enable Register (UART0_IER)
$0xBD01\_00E7 (DLAB = 0)$	UART1 Interrupt Enable Register (UART1_IER)
31	8 7 6 5 4 3 2 1 0



R	Е	Е	Е	Е	Е	Е
S	L	S	D	L	T	R
V	P	L	S	S	В	В
D		P	S	Ĩ	E	I
			Ĭ		Ī	_

Reset: 0x00

 $0xBD01\_00C7 (DLAB = 1)$  $0xBD01\_00E7 (DLAB = 1)$  UART0 Divisor Latch MSB Register (UART0\_DLM) UART1 Divisor Latch MSB Register (UART1\_DLM)

8 7 6 5 4 3 2 1 0 DLMB

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7-6	RSVD	Reserved		
5	ELP	Low power mode enable	R/W	0
4	ESLP	Sleep mode enable	R/W	0
3	EDSSI	Enable modem status register interrupt	R/W	0
2	ELSI	Enable receiver line status interrupt	R/W	0
1	ETBEI	Enable transmitter holding register empty interrupt	R/W	0
0	ERBI	Enable received data available interrupt	R/W	0
Bit	Bit Name	Description	R/W	InitVal
7-0	DLMB	Divisor Latch MSB	R/W	0

0xBD01\_00CB 0xBD01\_00EB

UART0 Interrupt Identification Register (UART0\_IIR) UART1 Interrupt Identification Register (UART1\_IIR)

VADD VI_VVED	Critici interrupt racmiments	VII I	···s	IDU	·• ( '	011			<b></b> /
31	8	7 6	Ó	5	4	3	2	1	0
			F		R		I		I
			I		S		I		P
			F		V		D		N
		(	O		D				D
			6						
			4						

Reset: 0xC0

Bit	Bit Name	Description	R/W	InitVal
7-5	FIFO64	000 = no FIFO	R	110
		110 = 16-byte FIFO		
4	RSVD	Reserved	R	0
3-1	IID	Interrupt ID. IID[1:0] indicates the interrupt priority. Illustrated at following table:	R	000
0	IPND	Interrupt pending 0 = interrupt pending	R	0

**Interrupt Priority** 

Inter	Interrupt		Priority	Interrupt type	Interrupt source	Interrupt reset								
Ident	Identification Register		entification Register		ntification Register		entification Register		lentification Register		level			method
Bit3	Bit2	Bit1	Bit0											
0	0	0	1	None	None	None	None							
0	1	1	0	1	Receiver line status	Overrun, parity, framing errors or break	Read LSR							
0	1	0	0		Received data available	DR bit is set.	Read RBR.							
1	1	0	0	2	Character time-out indication	No characters have been removed from or input to FIFO during the last character times and at 1 character in it.	Read RBR							



0	0	1	0		Transmitter holding register empty	THRE bit set.	Reading IIR or write THR
0	0	0	0	4	Modem status	CTS#,DSR#,RI#,DCD#	Reading MSR

0xBD01\_00CB 0xBD01\_00EB UARTO FIFO Control Register (UARTO\_FCR)

OXDDOI_OOED	UAKIT FIFU CONTOI RE	gister (t	AKI	1_r	CK)
31	8 7 6	5 4	3 2	1	0
	R	R	T	R	Е
	T	S	F	F	F
	R	V	R	R	I
	G	D	S	S	F
			T	T	О

Reset: 0xC0

Bit	Bit Name	Description	R/W	InitVal
7-6	RTRG	Receiver trigger level	W	11
		Trigger level: 16-byte		
		00 = 01		
		01 = 04		
		10 = 08		
		11 = 14		
3-5	RSVD	Reserved		
2	TFRST	Transmitter FIFO reset. Writes 1 to clear the	W	0
		transmitter FIFO.		
1	RFRST	Receiver FIFO reset. Writes 1 to clear the receiver	W	0
		FIFO.		
0	EFIFO	Enable FIFO. When this bit is set, enable the	W	0
		transmitter and receiver FIFO. Changing this bit		
		clears the FIFO.		

 $\begin{array}{c} 0xBD01\_00CF \\ 0xBD01\_00EF \end{array}$ 

UART0 Line Control Register (UART0\_LCR) UART1 Line Control Register (UART1\_LCR)

8 7	7 6	5	4	4	2	1 0
	D E	3	Е	P	S	W
	LF		P	Е	T	L
	A K		S	N	В	S
	В					

Reset: 0x03

Bit	Bit Name	Description	R/W	InitVal
7	DLAB	Divisor latch access bit.	R/W	0
6	BRK	Break control. Set this bit force TXD to the	R/W	0
		spacing (low) state.(break) Clear this bit to disable		
		break condition.		
5-4	EPS[1:0]	Even parity select	R/W	0
		00 = odd parity		
		01 = even parity		
		10 = mark parity		
		11 = space parity		
3	PEN	Parity enable	R/W	0
2	STB	Number of stop bits	R/W	0
		0 = 1 bit		
		1 = 2 bits		
1-0	WLS[1:0]	Word length select	R/W	11
		10 = 7  bits		



	11 - 0 hita	
	111 = 8 bits	

0xBD01\_00D3 0xBD01\_00F3 UART0 Modem Control Register (UART0\_MCR) UART1 Modem Control Register (UART1\_MCR)

0.122 01_0010		9-20	(	·			/
31	8 7	6	5	4	3 2	1	0
		R	Α	L	R	R	R
	:	S	F	O	S	T	S
	,	V	Е	Ο	V	S	V
	1	D		P	D		D

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7-6	RSVD	Reserved		
5	AFE	Auto flow control enable	R/W	0
4	LOOP	Loopback	R/W	0
2-3	RSVD	Reserved		
1	RTS	Request to send 0 = Set RTS# high 1 = Set RTS# low	R/W	0
0	RSVD	Reserved		

0xBD01\_00D7 0xBD01\_00F7 UARTO Line Status Register (UARTO\_LSR)
UARTI Line Status Register (UARTI LSR)

OADDOI_OUT	mic Du	ub.	عىد	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	~ <b>I</b> (	011		_=	O <b>-</b> -
31	8	7	6	5	4	3	2	1	0
		R	T	Τ	В	F	P	О	D
		F	Е	Н	Ι	Е	Е	Е	R
		Е	M	R					
			T	Е					

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7	RFE	Errors in receiver FIFO. At least one parity, framing and break error in the FIFO.	R	0
6	TEMT	Transmitter empty Character mode: both THR and TSR are empty. FIFO mode: both transmitter FIFO and TSR are	R	0
5	THRE	empty Transmitter holding register empty. Character mode: THR is empty. FIFO mode: transmitter FIFO is empty	R	0
4	BI	Break interrupt indicator	R	0
3	FE	Framing error	R	0
2	PE	Parity error	R	0
1	OE	Overrun error. An overrun occurs when the receiver FIFO is full and the next character is completely received in the receiver shift register. An OE is indicated. The character in the shift register will be overwritten.	R	0
0	DR	Data ready. Character mode: data ready in RBR FIFO mode: receiver FIFO is not empty.	R	0

 $\begin{array}{c} 0xBD01\_00DB \\ 0xBD01\_00FB \end{array}$ 

UART0 Modem Status Register (UART0\_MSR) UART1 Modem Status Register (UART1\_MSR)

8 **7 6 5 4 3 2 1 0** 



I	R	D	C	R	Δ
	: I I		T	S	C
I	)	R	S	V	T
				D	S

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7	DCD	In loopback mode, returns the bit 2 of MCR. In normal mode, returns 1.	R	1
6	RI	In loopback mode, returns the bit 3 of MCR. In normal mode, returns 0.	R	0
5	DSR	In loopback mode, returns the bit 0 of MCR In normal mode, returns 1.	R	1
4	CTS	Clear to send.  0 = CTS# detected high  1 = CTS# detected low	R	0
3-1	RSVD	Reserved		
0	ΔCTS	Delta clear to send. CTS# signal transits.	R	0

## 11. Timer & Watchdog

There are four sets of hardware timers and one watchdog timer. Each timer can be configured as timer mode or counter mode. In both counter and timer mode, the time value is counted down from the initial value to zero (the value is reduced one for every timer clock). When the value reaches zero, the timer stops and an interrupt is issued. When an interrupt is issued in timer mode, the time value will be reset to its initial value and the count down will restart. An interrupt will be issued whenever the count down value reaches zero.

The source clock of timer could be configured to use base clock directly, or based on the base clock divided by a configurable register value – CDBR.

When watchdog timer is enabled, it will cause a system reset when a time-out occurs. The time-out interval may be set in the registers. The time unit value is based on the base clock divided by the base value, which is the same used by all timer.

### **Register Summary**

Virtual address	Size (byte)	Name	Description	Access
0xBD01_0050	2	TCCNR	Timer/Counter control register	R/W
0xBD01_0054	1	TCIR	Timer/Counter interrupt register	R/W
0xBD01_0058	2	CDBR	Clock division base register	R/W
0xBD01_005C	2	WDTCNR	Watchdog timer control register	R/W
0xBD01_0060	3	TC0DATA	Timer/Counter 0 data register. It specifies the time-out duration.	R/W
0xBD01_0064	3	TC1DATA	Timer/Counter 1 data register. It specifies the time-out duration.	R/W
0xBD01_0068	4	TC2DATA	Timer/Counter 2 data register. It specifies the time-out duration.	R/W
0xBD01_006C	4	TC3DATA	Timer/Counter 3 data register. It specifies the time-out duration.	R/W
0xBD01_0070	3	TC0CNT	Timer/Counter 0 count register	R
0xBD01_0074	3	TC1CNT	Timer/Counter 1 count register	R
0xBD01_0078	4	TC2CNT	Timer/Counter 2 count register	R
0xBD01_007C	4	TC3CNT	Timer/Counter 3 count register	R



0xBD01_0050			7	Γime	er/C	oun	ter	Co	ntr	ol re	egis	ter	(T(	CCN	R)
31	16 15	14   13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	. T	R	T	T	T	T	T	T	T	T	T	T	T	T
	S	C	S	C	C	C	C	C	C	C	C	C	C	C	C
	V	X	V	3	2	1	0	3	3	2	2	1	1	0	0
	D	) C	D	S	S	S	S	M	Е	M	E	M	Е	M	E
		K		R	R	R	R	О	N	О	N	О	N	О	N
				C	C	C	C	D		D		D		D	
								Е		Е		Е		Е	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
13	TCXCK	timer/iic reference to xck	R/W	0
	1011011	0 : xck = 22MHz		
		1 : xck = 20MHz		
11	TC3SRC	Timer/Counter 3 clock source	R/W	0
		0=Base clock		
		1=Basic timer		
10	TC2SRC	Timer/Counter 2 clock source	R/W	0
		0=Base clock		
		1=Basic timer		
9	TC1SRC	Timer/Counter 1 clock source	R/W	0
		0=Base clock		
		1=Basic timer		
8	TC0SRC	Timer/Counter 0 clock source	R/W	0
		0=Base clock		
		1=Basic timer		
7	TC3MODE	Timer/Counter 3 mode	ounter 3 mode R/W	0
		0=counter mode		
		1=timer mode		
6	TC3EN	Timer/Counter 3 enable	R/W	0
5	TC2MODE	Timer/Counter 2 mode	R/W	0
		0=counter mode		
		1=timer mode		
4	TC2EN	Timer/Counter 2 enable	R/W	0
3	TC1MODE	Timer/Counter 1 mode	R/W	0
		0=counter mode		
		1=timer mode		
2	TC1EN	Timer/Counter 1 enable	R/W	0
1	TC0MODE	Timer/Counter 0 mode	R/W	0
		0=counter mode		
		1=timer mode		
0	TC0EN	Timer/Counter 0 enable	R/W	0

0xBD01_0054	Timer/Counter	In	teri	upt	t Re	gis	ter (	( <b>TC</b>	IR)
31	8	7	6	5	4	3	2	1	0
		T	T	T	T	Т	T	T	Τ
		C	С	C	C	С	C	C	C
		3	2	1	0	3	2	1	0
		I	Ι	I	I	I	I	I	I
		р	р	р	р	E	F	F	F

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
7	TC3IP	Timer/Counter 3 interrupt pending. Write "1" to	R/W	0
		clear the interrupt.		
6	TC2IP	Timer/Counter 2 interrupt pending. Write "1" to	R/W	0
		clear the interrupt.		
5	TC1IP	Timer/Counter 1 interrupt pending. Write "1" to	R/W	0



		clear the interrupt.		
4	TC0IP	Timer/Counter 0 interrupt pending. Write "1" to	R/W	0
		clear the interrupt.		
3	TC3IE	Timer/Counter 3 interrupt enable	R/W	0
2	TC2IE	Timer/Counter 2 interrupt enable	R/W	0
1	TC1IE	Timer/Counter 1 interrupt enable	R/W	0
0	TC0IE	Timer/Counter 0 interrupt enable	R/W	0

 OxBD01\_0058
 Clock Division Base Register (CDBR)

 31
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 DivFactor

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
15-0	DivFactor	The divide factor of clock source. If the DivFactor	R/W	0
		is N, the watchdog timer is divided by N+1. This		
		value cannot be 0 in timer or watchdog mode. The		
		clock source is 22MHz.		

0xBD01\_005C Watchdog Control Register (WDTCNR)

01122 01_000 C								<b>.</b>		~	8	,			
31	6 15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
		(Re	eserv	ved)		C	)	W			1	WD	TE		
						V	7	D							
						S	,	T							
						E	Ì.	C							
						L	,	L							
								R							

Reset: 0x00A5

Bit	Bit Name	Description	R/W	InitVal
10-9	OVSEL	Overflow select. These bits specify the overflow condition when the watchdog timer counts to the value. $00 = 2^{13}$ $01 = 2^{14}$ $10 = 2^{15}$ $11 = 2^{16}$	R/W	00
8	WDTCLR	Watchdog clear. Write a 1 to clear the watchdog counter. It is auto cleared after the write.	W	0
7-0	WDTE	Watchdog enable. When these bits are set to 0xA5, the watchdog timer stops. Other value can enable the watchdog timer and cause a system reset when an overflow signal occurs.		0xA5

0xBD01\_0060 Timer/Counter 0 Data register (TC0DATA)

3	31	30	29		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			(]	Rese	erve	d)													TO	COD	ata											

Bit	Bit Name	Description	R/W	InitVal
23-0	TC0Data	Timer/Counter 0 data register. It specifies the	R/W	0
		time-out duration.		



 0xBD01\_0064
 Timer/Counter 1 Data register (TC1DATA)

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

(Reserved) TC1Data

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
23-0	TC1Data	Timer/Counter 1 data register. It specifies the	R/W	0
		time-out duration.		

0xBD01\_0068 Timer/Counter 2 Data register (TC2DATA)

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | TC2Data

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	TC2Data	Timer/Counter 2 data register. It specifies the	R/W	0
		time-out duration.		

0xBD01 006C Timer/Counter 3 Data register (TC3DATA)

31	30	29	28	27	26	25	24	23	177	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														TC	C3Da	ata															-

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0		8	R/W	0
		time-out duration.		

0xBD01\_0070 Timer/Counter 0 Counter register (TC0CNT)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		(	Rese	erve	d)													TC	0Va	lue											

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
23-0	TC0Value	The timer or counter initial value	R/W	0

0xBD01\_0074 Timer/Counter 1 Counter register (TC1CNT)

31	30	29		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		(	Rese	erve	d)													TC	1 Va	lue								•			

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
23-0	TC1 Value	The timer or counter initial value	R/W	0

0xBD01\_0078 Timer/Counter 2 Counter register (TC2CNT)

02	220		,,,																		004	11001					<b>5</b> -0'		(		· • • /
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														TC	2Va	lue															



Bit	Bit Name	Description	R/W	InitVal
31-0	TC2Value	The timer or counter initial value	R/W	0

0x	BD0	1_0	07C															]	Γim	er/C	oun	ter	30	ou	ntei	re	gist	er (	TC.	3CN	VT)
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														TC	3Va	lue															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	TC3Value	The timer or counter initial value	R/W	0

### 12. GPIO Control

RTL8186 provides seven sets of GPIO pins – PortA, PortB, PortC, PortD, PortE, PortF, and PortG. Every GPIO pin can be configured as input or output pins via register **PxDIR**. Register **PxDATA** could be used to control the signals (high or low) of GPIO pins. Only the GPIO PortA and PortF have dedicated pins, the others are shared pins with other functions. Following table illustrates the GPIO PortX pin-out and their mux-ed function pins.

<b>GPIO Group Pins</b>	<b>Shared Function Pins</b>	Available Package	Control Mechanism
GPBPIN[0]	CTS0PIN	Both	In 208 QFP package:
GPBPIN[1]	RTS0PIN		ICFG[12] = 1 and $ICFG[11] = 0$ to enable the GPIOB
			function, else disable GPIOB.
			In 256 BGA package:
			ICFG[12] = 1 to enable the GPIOB function, else disable
			GPIOB.
GPBPIN[2]	SIN0PIN	Both	In both package, ICFG[12] = 1 to enable the GPIOB
GPBPIN[3]	SOUT0PIN		function, else disable GPIOB.
GPCPIN[0]	MDPIN[16]	Both	In both package, ICFG[13] = 1 to enable the GPIOC
GPCPIN[1]	MDPIN[17]		function, else disable GPIOC.
GPCPIN[2]	MDPIN[18]		
GPCPIN[3]	MDPIN[19]		
GPCPIN[4]	MDPIN[20]		
GPCPIN[5]	MDPIN[21]		
GPCPIN[6]	MDPIN[22]		
GPCPIN[7]	MDPIN[23]		
GPCPIN[8]	MDPIN[24]		
GPCPIN[9]	MDPIN[25]		
GPCPIN[10]	MDPIN[26]		
GPCPIN[11]	MDPIN[27]		
GPCPIN[12]	MDPIN[28]		
GPCPIN[13]	MDPIN[29]		
GPCPIN[14]	MDPIN[30]		
GPCPIN[15]	MDPIN[31]		
GPDPIN[0]	WRXCPIN	Both	In both package, SYSCFG[14] = 1 to enable GPIOD
			function, else disable GPIOD
GPDPIN[1]	WRXDPIN[0]	Both	In 208 QFP package:
GPDPIN[2]	WRXDPIN[1]		SYSCFG[14] = 1 and $SYSCFG[10] = 0$ to enable GPIOD
GPDPIN[3]	WRXDPIN[2]		function, else disable GPIOD.
GPDPIN[4]	WRXDPIN[3]		In 256 BGA package:
			SYSCFG[14] = 1 to enable GPIOD function, else disable
			GPIOD.
GPDPIN[5]	WRXDVPIN	Both	In both package, SYSCFG[14] = 1 to enable GPIOD
GPDPIN[6]	WTXCPIN		function, else disable GPIOD
GPDPIN[7]	WTXEPIN		



		1	
GPDPIN[8]	WTXDPIN[0]		
GPDPIN[9]	WTXDPIN[1]		
GPDPIN[10]	WTXDPIN[2]		
GPDPIN[11]	WTXDPIN[3]		
GPDPIN[12]	WCOLPIN		
GPDPIN[13]	WMDIOPIN		
GPDPIN[14]	WMDCPIN		
GPEPIN[0]	MCSPIN[4]	Both	In both package, SYSCFG[15] = 1 to enable GPIOE
GPEPIN[1]	MCSPIN[5]		function, else disable GPIOE
GPEPIN[2]	NAFCLEPIN		
GPEPIN[3]	NAFALEPIN		
GPEPIN[4]	NAFWEBPIN		
GPEPIN[5]	NAFREBPIN		
GPEPIN[6]	NAFBUSYBPIN		
GPGPIN[0]	PCIADPIN[0]	256 BGA	In 256 BGA package, SYSCFG[16] = 1 to enable
GPGPIN[1]	PCIADPIN[1]		GPIOG, else disable GPIOG.
GPGPIN[2]	PCIADPIN[2]		
GPGPIN[3]	PCIADPIN[3]		
GPGPIN[4]	PCIADPIN[4]		
GPGPIN[5]	PCIADPIN[5]		
GPGPIN[6]	PCIADPIN[6]		
GPGPIN[7]	PCIADPIN[7]		
GPGPIN[8]	PCIADPIN[8]		
GPGPIN[9]	PCIADPIN[9]		
GPGPIN[10]	PCIADPIN[10]		
GPGPIN[11]	PCIADPIN[11]		
GPGPIN[12]	PCIADPIN[12]		
GPGPIN[13]	PCIADPIN[13]		
GPGPIN[14]	PCIADPIN[14]		
GPGPIN[15]	PCIADPIN[15]		
GPGPIN[16]	PCIADPIN[16]		
GPGPIN[17]	PCIADPIN[17]		
GPGPIN[18]	PCIADPIN[18]		
GPGPIN[19]	PCIADPIN[19]		
GPGPIN[20]	PCIADPIN[20]		
GPGPIN[21]	PCIADPIN[21]		
GPGPIN[22]	PCIADPIN[22]		
GPGPIN[23]	PCIADPIN[23]		
GPGPIN[24]	PCIADPIN[24]		
GPGPIN[25]	PCIADPIN[25]		
GPGPIN[26]	PCIADPIN[26]		
GPGPIN[27]	PCIADPIN[27]		
GPGPIN[28]	PCIADPIN[28]		
GPGPIN[29]	PCIADPIN[29]		
GPGPIN[30]	PCIADPIN[30]		
GPGPIN[31]	PCIADPIN[31]		
GPGPIN[31]	PCIADPIN[31]		

# **Register Summary**

Virtual address	Size (byte)	Name	Description	Access
0xBD01_0120	4	GPABDATA	Port A/B data register	R/W
0xBD01_0124	4	GPABDIR	Port A/B direction register	R/W
0xBD01_0128	4	GPABIMR	Port A/B interrupt mask register	R/W
0xBD01_012C	4	GPABISR	Port A/B interrupt status register	R/W
0xBD01_0130	4	GPCDDATA	Port C/D data register	R/W
0xBD01_0134	4	GPCDDIR	Port C/D direction register	R/W
0xBD01 0138	4	GPCDIMR	Port C/D interrupt mask register	R/W



0xBD01_013C	4	GPCDISR	Port C/D interrupt status register	R/W
0xBD01_0140	4	GPEFDATA	Port E/F data register	R/W
0xBD01_0144	4	GPEFDIR	Port E/F direction register	R/W
0xBD01_0148	4	GPEFIMR	Port E/F interrupt mask register	R/W
0xBD01_014C	4	GPEFISR	Port E/F interrupt status register	R/W
0xBD01_0150	4	GPGDATA	Port G data register	R/W
0xBD01_0154	4	GPGDIR	Port G direction register	R/W
0xBD01_0158	4	GPGIMR	Port G interrupt mask register	R/W
0xBD01 015C	4	GPGISR	Port G interrupt status register	R/W

0xBD01\_0120 GPIO Port A/B DATA Register (GPABDATA)

31   30   29   28   27   26   25   24   23   22   21   20	19   18   17   16   15   14   13   12	11 10 9 8 7 6 5 4 3 2 1 0
(Reserved)	DATAB(R) (Reserved)	DATAA(R)
(Reserved)		DATAA(W) DATAA/B(W)

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
19-16	DATAB	Pin data of Port B	R	00
10-0	DATAA	Pin data of Port A	R	00
10-0	DATAA	Pin data of Port A	W	
3-0	DATAB	Pin data of Port B	W	

Please note, the read/write address of GPIO port A/B is different, and set GPIO port A[3:0] and GPIO port B[3:0] as output pin in the same time is inhibited.

0xBD01\_0124

**GPIO Port A/B Direction Register (GPABDIR)** 

31   30   29   28   27   26   25   24   23   22   21   20	19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
(Reserved)	DRCA(R)	
(Reserved)	DRCA(W) DRCA/B(W)	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
19-16	DRCB	Pin direction configuration of Port B	R	00
		0 = configured as input pin		
		1 = configured as output pin		
10-0	DRCA	Pin direction configuration of Port A	R	00
		0 = configured as input pin		
		1 = configured as output pin		
10-0	DRCA	Pin direction configuration of Port A	W	
		0 = configured as input pin		
		1 = configured as output pin		
3-0	DRCB	Pin direction configuration of Port B	W	
		0 = configured as input pin		
		1 = configured as output pin		

0xBD01\_0128 GPIO Port A/B Interrupt Mask Register (GPABIMR)

31   30   29   28   27   26   25   24   23   22   21   20	19 18 17 16	15   14   13   12   11	10 9 8 7 6 5 4	3 2 1 0						
(Reserved)	BIMR(R)	(Reserved)	AIMR(R)							
(Reserved)	)		AIMR(W)	A/BIMR(W)						

D'4	D'4 NI	D : .:	D /XX/	T *4 T 7 1
Bit	Bit Name	Description	R/W	InitVal



19-16	BIMR	PortB interrupt enable	R	00
		0 = disable interrupt		
		1 = enable interrupt		
10-0	AIMR	PortA interrupt enable	R	00
		0 = disable interrupt		
		1 = enable interrupt		
10-0	AIMR	PortA interrupt enable	W	
		0 = disable interrupt		
		1 = enable interrupt		
3-0	BIMR	PortB interrupt enable	W	
		0 = disable interrupt		
		1 = enable interrupt		

 0xBD01\_012C
 GPIO Port A/B Interrupt Status Register (GPABISR)

 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

 (Reserved)
 BISR(R)
 (Reserved)
 AISR(R)

(Reserved) AISR(W) A/BISR(W)

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
19-16	BISR	GPIO B interrupt pending status.	R	0
15-0	AISR	GPIO A interrupt pending status.	R	0
15-0	AISR	GPIO A interrupt pending status. Write '1' to clear	W	
		interrupt pending status.		
3-0	BISR	GPIO B interrupt pending status. Write '1' to clear	W	
		interrupt pending status.		

0x	BD0	1_0	130																GP	Ю	Por	t C	DΙ	)AT	ΓA	Re	egis	ter	( <b>G</b>	PCI	DD.	ATA)
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	) 9	8	7	6	5	5	4	3	2	1	0
R	DATAD(R)												DATAC(R)																			
S																																
V																																
D																																
R							Re	eserv	ed							DATAC/D(W)																
S																																
V																																
D																																

Reset: 0x0000 0000

				,
Bit	Bit Name	Description	R/W	InitVal
30-16	DATAD	Pin data of Port D	R	00
15-0	DATAC	Pin data of Port C	R	00
15-0	DATAC/D	Pin data of Port C/D	W	

Please note, the read/write address of GPIO port C/D is different, and set GPIO port C[15:0] and GPIO port D[15:0] as output pin in the same time is inhibited.

0x	BD01_0	134														G	PI(	) Po	rt (	C/ <b>D</b>	Di	rect	ion	Reg	giste	er (	GP	CDI	DIR)
31	30 29	28 2	27   26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R					DR	RCD	(R)													D	RC	C(R	.)						
S																													
V																													
D																													



R	Reserved	DRCC/D(W)
S		
V		
D		

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
30-16	DRCD	Pin direction configuration of Port D	R	00
		0 = configured as input pin		
		1 = configured as output pin		
15-0	DRCC	Pin direction configuration of Port C	R	00
		0 = configured as input pin		
		1 = configured as output pin		
15-0	DRCC/D	Pin direction configuration of Port C/D	W	
		0 = configured as input pin		
		1 = configured as output pin		

0xBD01\_0138 GPIO Port C/D Interrupt Mask Register (GPCDIMR)

31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0
R	DIMR(R)	CIMR(R)
S		
V		
D		
R	Reserved	C/DIMR(W)
S		
V		
D		

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
30-16	DIMR	PortD interrupt enable		0
		0 = disable interrupt		
		1 = enable interrupt		
15-0	CIMR	PortC interrupt enable	R	0
		0 = disable interrupt		
		1 = enable interrupt		
15-0	C/DIMR	PortC/D interrupt enable	W	
		0 = disable interrupt		
		1 = enable interrupt		

0xBD01\_013C GPIO Port C/D Interrupt Status Register (GPCDISR)

31	30   29   28   27   26   25   24   23   22   21   20   19   18   17   16	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0							
	DISR(R)	CISR(R)							
		` ,							
	Reserved	C/DISR(W)							

Bit	Bit Name	Description	R/W	InitVal
30-16	DISR	GPIO D interrupt pending status.	R	0
15-0	CISR	GPIO C interrupt pending status.	R	0
15-0	C/DISR	GPIO C/D interrupt pending status. Write '1' to clear	W	
		interrupt pending status.		

0xBD01_0140		<b>GPIO Port E/F DATA Register (GPEFDATA)</b>
31   30   29   28   27   26   25   24	23   22   21   20   19   18   17   16   15   14   13	12 11 10 9 8 7 6 5 4 3 2 1 0



(Reserved)	DATAF(R)	(Reserved)	DATAE(R)					
	(Reserved)							

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
21-16	DATAF	Pin data of Port F	R	00
6-0	DATAE	Pin data of Port E	R	00
6-0	DATAE/F	Pin data of Port E/F	W	

Please note, the read/write address of GPIO port E/F is different, and set GPIO port E[6:0] and GPIO port F[6:0] as output pin in the same time is inhibited.

0xBD01\_0144 GPIO Port E/F Direction Register (GPEFDIR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(Reserved)												Dl	RCI	F(R/	W)															
											(Ke	SCIV	eu)													Ι	)R(	CE(	R/W	7)	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
5-0	DRCF	Pin direction configuration of Port F	R/W	00
		0 = configured as input pin		
		1 = configured as output pin		
6-0	DRCE	Pin direction configuration of Port E	R/W	00
		0 = configured as input pin		
		1 = configured as output pin		

0xBD01\_0148 GPIO Port E/F Interrupt Mask Register (GPEFIMR)

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0			
(Reserved)	FIMR(R)	(Reserved)	EIMR(R)			
	E/FIMR(W)					
			, ,			

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
21-16	FIMR	PortF interrupt enable	R	00
		0 = disable interrupt		
		1 = enable interrupt		
6-0	EIMR	PortE interrupt enable	R	00
		0 = disable interrupt		
		1 = enable interrupt		
6-0	E/FIMR	PortE interrupt enable	W	
		0 = disable interrupt		
		1 = enable interrupt		

0xBD01\_014C GPIO Port E/F Interrupt Status Register (GPEFISR)

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0				
(Reserved)	FISR(R)	(Reserved)	EISR(R)				
	(Reserved)		E/FISR(W)				

Bit	Bit Name	Description	R/W	InitVal



21-16	FISR	GPIO F interrupt pending status.	R	0
6-0	EISR	GPIO E interrupt pending status.	R	0
6-0	E/EISR	GPIO F/E interrupt pending status. Write '1' to clear	W	0
		interrupt pending status.		

0xBD01\_0150 GPIO Port G DATA Register (GPGDATA)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														D	ATA	G															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	DATAG	Pin data of Port G	R/W	00

0xBD01\_0154 GPIO Port G Direction Register (GPGDIR)

31	30	29	1 / X	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														D	RC	G															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	DRCG	Pin direction configuration of Port G	R/W	0
		0 = configured as input pin		
		1 = configured as output pin		

0xBD01\_0158 GPIO Port G Interrupt Mask Register (GPGIMR)

	31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī															(	βIM	R															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	GIMR	PortG interrupt enable	R/W	00
		0 = disable interrupt		
		1 = enable interrupt		

0xBD01\_015C GPIO Port G Interrupt Status Register (GPGISR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														(	GISF	₹															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	GISR	GPIO G interrupt pending status. Write '1' to clear	R/W	0
		interrupt pending status.		

# 13. IPSec Crypto Engine

The RTL8186 implements an AES/DES/3DES/HMAC-SHA-1/HMAC-MD5 crypto engine to accelerate the packet processing speed when IPSec is enabled within communication protocol. These crypto algorithms can be applied to AH or ESP protocol according to the requirement of security policy. The security engine uses descriptor based access mechanism to service software request. Two descriptor rings are implemented, one called as Source Crypto Descriptors, specifying the source data for encryption/ decryption, and the other one is Destination Crypto Descriptor, defining the output data of



encryption/decryption.


The Crypto Engine supports AES/DES/3DES algorithm to operate in both of the two modes: Electronic Code Block (ECB) and Cipher Block Chaining (CBC). The mode applied to the algorithm was specified at descriptor field.


The Crypto Engine supports IV and Key management in descriptor-based manner, these IV and keys are well-organized data structure named Key Array Element. The Crypto Engine loads the keys and IV from the first descriptor of the packet, which the FS field is '1'. The key array resided at system memory and has no alignment limitation.

To accommodate the fragmentation in IP standard, the Destination Crypto Descriptor supports fragment gathering DMA behavior. The cipher text can overwrite plaintext by setting DDBP field in Destination Crypto Descriptor identical to the SDBP in Source Crypto Descriptor. Number of the Destination Crypto Descriptors is limited to 64, but it is unlimited in the descriptor number of Source Crypto Descriptor.

### **Descriptor Data Structures used in Crypto Engine**

#### Payload format diagram





#### **■** Source Crypto Descriptor

															i
31	30	29	28	27	26 25 24	23 22 21	20 19	18	17 16	15 14	13	12	11	10 9 8 7 6 5 4 3 2 1 0	
O	R	F	L	R	Authen	tication 1	Lengt	th, Al	UL	MS	M	3	A	Destination DMA Length, DDL	Offset 0
W	S	S	S	S		(11 bi				(2	D	D	Е	(11 bits)	
N	V			V		Ì				bit)	5	Е	S	•	
	D			D						ĺ		S			
D	esti	nat	ior	D	escriptor	Autho	entica	ation	to	KAI	M	С	R	Encryption Length, ENL	Offset 4
					-	Encry	ption	Offs	set,	(3 bi	ts)	В	S	(11 bits)	
	Index, DDI Encryption Offset, (8 bits) A2EO									`		C	V	` ,	
	(8 bits) AZEO (8 bits)												D		
								,							
															Offset 8
							Sourc	e Da	ıta Rı	ıffer P	oir	iter	SI	ORP	Oliset
						'	Joure	JC Du	iii Di	11101 1	OII	1001	, 01	361	
1															



RSVD (5 bits)	Source Buffer DMA Length, SBDL (11 bits)	RSVD (5 bits)	Source Buffer Length, SBL (11 bits)	Offset 12
	Next Descriptor A	ddress Pointer,	NDAP	Offset 16

Offset#	Bit#	Symbol	Descripti	on	
0	31	OWN	Crypto Er is owned	indicates that the Source Crypto Descriptor is owned by IPS ngine. When cleared, indicates that the Source Crypto Describy host system. IPSec Crypto Engine clears this bit when the uffer data is already encrypted or decrypted.	ptor
			Value	Meaning	
			0	Descriptor own by host system	
			1	Descriptor own by IPSec	
0	30	RSVD	Reserved.		
0	29	FS	First Segr	ment.	
			Value	Meaning	
			1	This is the first Source Crypto Descriptor of an IP packet; the SDBP pointes to the physical address of Key Array Element of this packet.	
			0	This is NOT the first Source Crypto Descriptor of an IP Packet.	
0	28	LS	Last Segn	nents.	
			Value	Meaning	
			1	This is the last Source Crypto Descriptor of the packet.	
			0	This is NOT the last Source Crypto Descriptor of the packet.	
0	26-16	AUL		ration Length. If authentication algorithm such as SHA-1/MD his is the byte length that the authentication algorithm should	
0	15-14	MS	Mode Sel	ect.	
			Value	Meaning	
			00	Use DES or 3DES ESP algorithm.	
			01	Use SHA-1 or MD5 AH algorithm.	
			10	SHA-1/MD5 then DES/3DES	
0	13	MD5	MD5 aloc	DES/3DES then SHA-1/MD5  orithm selected.	
ľ		1,1123	'1': Use N	MD5 in AH algorithm.	
0	12	3DES		SHA-1 in AH algorithm. orithm selected. Effective only when AES bit is '0'.	
U	12	SDES	'1': Use 3	DES in ESP algorithm.	
0	11	AES	AES algo	rithm selected. Apply Encrypt/Decrypt (depends on AESAG) to do ESP.	)



			'1': Use AES in ESP algorithm.
			'0': Use DES or 3DES (depends on 3DES filed) in ESP algorithm.
0	10-0	DDL	Destination Data Length. This value is the length of the write-back packet
			that processed by the crypto engine.
4	31-24	DDI	Destination Descriptor Index. This is an index value used to identify the
			relationship of Source Crypto Descriptor and Destination Crypto
			Descriptor. When the crypto engine processed the Source Crypto
			Descriptor, it would write this index value back to the current Destination
			Crypto Descriptor that crypto engine consumed.
4	23-16	A2EO	Authentication to Encryption Offset. This is the byte-offset value between
			the data applied to authentication and encryption. This value must be 4-byte
	15.10	77.17.5	aligned.
4	15-13	KAM	Key Applied Mechanism. This field specified the mechanism used when
			3DES encryption is selected.
			Value Meaning
			Decrypt with K1, K2, K3
			Decrypt with K1, encrypt with K2, decrypt with K3
			Encrypt with K1, decrypt with K2, encrypt with K3
			Encrypt with K1, K2, K3
			V1 V2 4 V2 V 1 V 2 V 2 4 in 2DFC -1 id
2	12	CBC	K1, K2, and K3 are Key1, Key2, Key3 used in 3DES algorithm.
2	12	CBC	CBC mode in 3DES algorithm selected. '1': Use CBC mode in 3DES ESP algorithm.
			'0': Use EBC in 3DES ESP algorithm.
2	11	RSVD	Reserved
4	10-0	ENL	Encryption data Length. This is the length of encryption data in byte.
8	31-0	SDBP	Source Data Buffer Pointer. This pointer points to the physical address of
			source data buffer. If FS = '1', this pointer points to the Key Array Element
			of the packet.
12	26-16	SBDL	Source Buffer DMA Length. This field takes effect only when FS field is
			set to '1'. SBDL is the DMA byte count of a packet, which may comprise
			from several descriptors.
12	10-0	SBL	Source Buffer Length. This is the length of source data buffer in byte in
			each descriptor.
16	31-0	NXTDA	Nout Descriptor Address This is the aborded address a sintent and
10	31-0	NATDA	Next Descriptor Address. This is the physical address pointer to next
			descriptor. If This field contains all zero, then this is the end of the
			descriptor list.

# ■ Destination Crypto Descriptor (OWN = 1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	' (	5		4	3	2	1	0	
О	Е									Res	serv	ved									Γ	est	inat	io	n B	uffe	er	Lei	ngt	h, I	DΒ	L	Offset 0
W	О									(19	) bi	its)													(1	1 b	its	s)					
N	R																																
=																																	
1																																	
															Re	ser	vec	i															Offset 4



Destination Data Buffer Pointer, DDBP	Offset 8
Reserved	Offset 12
Reserved	Offset 16
Reserved	Offset 20
Reserved	Offset 24
Reserved	Offset 28

Offset#	Bit#	Symbol	Description
0	31	OWN	When set, indicates that the Destination Crypto Descriptor is owned by IPSec Crypto Engine. When cleared, indicates that the Destination Crypto Descriptor is owned by host system. IPSec Crypto Engine clears this bit when the destination buffer is filled with encrypted or decrypted data.
0	30	EOR	End Of Ring. When set, indicates this descriptor is at the end of the descriptor ring.
0	10-0	DBL	Destination Buffer Length. This is the available length of destination buffer in this descriptor.
8	31-0	DDBP	Destination Data Buffer Pointer. This is the destination data buffer physical starting address.

# ■ Destination Crypto Descriptor (OWN = 0)

31	30	29	28	27	26 25 24 23	22 21 20 19	18 17 16	15 14	13	12	11	10	9 8	7 (	5 5 4	1 3	2	1 0	
О	Е	F	L	R	Authentica	ition Lengtl	h, AUL	MS	M	3	R	De	stina	tion I	OMA I	eng	th, I	DDL	Offset 0
W	Ο	S	S	S	(	(11 bits)		(2	D	D	S			(	11 bits	)			
N	R			V				bit)	5	Ε	V								
				D						S	D								
D	esti	nat	ior	D	escriptor	Authentica	tion to	KA	M	C	R		Enci	ryptic	n Len	gth, I	ENI	L	Offset 4
		Inc	lex	, D	DI I	Encryption	Offset,	(3 bi	ts)	В	S			(	11 bits	)			
		(	8 t	oits	)	A2EC	)			C	V								
						(8 bits	s)				D								
					l l			<u>l</u>			-								Offset 8
						Destinat	ion Data	Buffer	· Po	int	er.	DDB	P						
											,								
								ICV											Offset 12
					(for S	SHA-1, ICV			r M	ID5	10	~W=	1281	hite)					Oliset 12
					(101 )	)11A-1, IC v	v – 100 t	1113, 10	1 171	נט	, 10	C V —	120 (	ons)					
																			Offset 16
																			Offset 20
																			21130120



Offset 24
Offset 28

Offset#	Bit#	Symbol	Description
0	31	OWN	When set, indicates that the Destination Crypto Descriptor is owned by IPSec Crypto Engine. When cleared, indicates that the Destination Crypto Descriptor is owned by host system. IPSec Crypto Engine clears this bit when the relative buffer data is already encrypted or decrypted.
			Value Meaning
			0 Descriptor own by host system
			1 Descriptor own by IPSec
0	30	EOR	End of descriptor Ring. When set, this is the last descriptor of the ring.
0	29	FS	First Segment.
			Value Meaning
			This is the first Destination Crypto Descriptor of an IP packet.
			0 This is NOT the first Destination Crypto Descriptor
			of an IP Packet.
0	28	LS	Last Segments.
			Value Meaning
			This is the last Destination Crypto Descriptor of the packet.
			This is NOT the last Destination Crypto Descriptor of the packet.
0	26-16	AUL	Authentication Length. If authentication algorithm such as SHA-1/MD5 is
			applied, this is the byte length that the authentication algorithm had
	1-11	1.00	processed.
0	15-14	MS	Mode Select.
			Value Meaning
			00 Use DES or 3DES ESP algorithm.
			01 Use SHA-1 or MD5 AH algorithm.
			10 SHA-1/MD5 then DES/3DES
			11 DES/3DES then SHA-1/MD5
0	13	MD5	MD5 algorithm selected.
			'1': Use MD5 in AH algorithm.
0	12	3DES	'0': Use SHA-1 in AH algorithm.  3DES algorithm selected.
U	12	SDES	'1': Use 3DES in ESP algorithm.
			'0': Use DES in ESP algorithm.
0	10-0	DDL	Destination Data Length. This value is the length of the write-back packet that processed by the crypto engine.
4	31-24	DDI	Destination Descriptor Index. This value is copied from Source Crypto
			Descriptor that output to this destination descriptor.
4	23-16	A2EO	Authentication to Encryption Offset. This is the byte-offset value between the data applied to authentication and encryption. This value must be 4-by
			aligned.
4	15-13	KAM	Key Applied Mechanism. This field specified the mechanism used when
			1



			3DES enc	ryption is selected.
			Value	Meaning
			000	Decrypt with K1, K2, K3
			010	Decrypt with K1, encrypt with K2, decrypt with K3
			101	Encrypt with K1, decrypt with K2, encrypt with K3
			111	Encrypt with K1, K2, K3
				,
			K1, K2, a	nd K3 are Key1, Key2, Key3 used in 3DES algorithm.
4	12	CBC		e in 3DES algorithm selected.
			'1': Use C	CBC mode in 3DES ESP algorithm.
			'0': Use E	CBC in 3DES ESP algorithm.
4	10-0	ENL	Encryption	n data Length. This is the length of encrypted data in byte.
8	31-0	DDBP	Destinatio	on Data Buffer Pointer. This pointer points to the physical address
			of destina	tion data buffer.
12-31	31-0	ICV	Integrity (	Check Value. This is the result of HMAC-SHA-1 or HMAC-MD5.
			If SHA-1	is used, the length of ICV is 160 bits.
			If MD5 is	used, the length of ICV is 128 bits.

# **■** Key Array Element

K1L, Key 1 Left Part	Offset 0
K1R, Key 1 Right Part	Offset 4
K2L, Key 2 Left Part	Offset 8
K2R, Key 2 Right Part	Offset 12
K3L, Key 3 Left Part	Offset 16
K3R, Key 3 Right Part	Offset 20
IVL, IV Left Part	Offset 24
IVR, IV Right Part	Offset 28
OPAD	Offset 32-95
IPAD	Offset 96-159

Offset#	Bit#	Symbol	Description
0	31-0	K1L	3DES/DES: Key 1 Left Part.
			AES: First four bytes of the key
			Note: For AES decryption, the key is the decryption round 1 key.
4	31-0	K1R	3DES/DES: Key 1 Right Part.
			AES: Second four bytes of the key.
			Note: For AES decryption, the key is the decryption round 1 key.
8	31-0	K2L	3DES: Key 2 Left Part.
			AES: Third four bytes of the key.



			Note: For AES decryption, the key is the decryption round 1 key.
12	31-0	K2R	3DES: Key 2 Right Part.
			AES: Fourth four bytes of the key.
			Note: For AES decryption, the key is the decryption round 1 key.
16	31-0	K3L	3DES: Key 3 Left Part.
			AES: First four bytes of the IV.
20	31-0	K3R	3DES: Key 3 Right Part.
			AES: Second four bytes of the IV.
24	31-0	IVL	3DES/DES: IV Left Part.
			AES: Third four bytes of the IV.
28	31-0	IVR	3DES/DES: IV Right Part.
			AES: Fourth four bytes of the IV.
32-95	31-0	OPAD	In SHA-1/MD5, these 64 bytes are output padding XOR-ed with key.
96-159	31-0	IPAD	In SHA-1/MD5, these 64 bytes are input padding XOR-ed with key.

### **Register Summary**

Virtual address	Size (byte)	Name	Description	Access
0xBD10_0000	4	IPSSDAR	IPSec Source Descriptor Starting Address Register	R/W
0xBD10_0004	4	IPSDDAR	IPSec Destination Descriptor Starting Address Register	R/W
0xBD10_0008	1	IPSCFR	IPSec Configuration Register	R/W
0xBD10_0009	1	IPSCR	IPSec Command Register	R/W
0xBD10_000A	1	IPSIMR	IPSec Interrupt Mast Register	R/W
0xBD10_000B	1	IPSISR	IPSec Interrupt Status Register	R/W
0xBD10_000C	4	IPSCTR	IPSec Control Register	R/W

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-0	SDSA	Source Descriptor Starting Address. This is the	R/W	0
		physical address of first available Source Crypto		
		Descriptor. The address should be 256 byte		
		aligned.		

 0xBD10\_0004
 IPSec Destination Descriptor Starting Address Register (IPSDDAR)

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 DDSA

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-0	DDSA	Destination Descriptor Starting Address. This is	R/W	0
		the physical address of first available Destination		
		Crypto Descriptor.		

 0xBD10\_0008
 IPSec Configuration Register (IPSCFR)

 31
 8
 7
 6
 5
 4
 3
 2
 1
 0



R	C	L	C	C
S	F	В	K	Е
V	Е	K	Е	Е
D		M		

Reset: 0x00

Bit	Bit Name	Name Description						
3	CFE	Configuration Register Enable. Set '1' to enable	R/W	0				
		the configuration to IPSCTR register.						
2	LBKM	Loopback mode enable. Set '1' to enable loop	R/W	0				
		mode of the crypto engine. This will override the						
		command setting in the descriptor.						
1	CKE	Clock Enable. Set '1' to enable the crypto engine	R/W	0				
		clock.						
0	CEE	Crypto Engine Enable. Set '1' to enable the crypto	R/W	0				
		engine.						

 0xBD10\_0009
 IPSec Command Register (IPSCR)

 31
 8
 7
 6
 5
 4
 3
 2
 1
 0

 Reserved
 P

 O
 L
 I
 I
 I

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal
0	POLL	Descriptor Polling. Set this bit to '1' will kick the	R/W	0
		crypto engine to fetch the first Source Descriptor		
		pointed by IPSSDAR register.		

0xBD10\_000A IPSec Interrupt Mask Register (IPSIMR)

31	7	6	5	14	1 4	2	1	0
						S	D	D
						В	D	D
						F	U	О
						Е	Е	K

Reset: 0x00

Bit	Bit Name	Description	R/W	InitVal	
2	SBFE	Source Buffer Full Error Interrupt Mask.			
		1: Enable			
		0: Disable			
1	DDUE	Destination Descriptor Unavailable Error Interrupt	R/W	0	
		Mask.			
		1: Enable			
		0: Disable			
0	DDOK	Destination Descriptor OK Interrupt Mask.	R/W	0	
		1: Enable			
		0: Disable			

0xBD10\_000B IPSec Interrupt Status Register (IPSISR)

31	7	6	5	4	3	2	1	0
						S	D	D
						В	D	D
						F	U	О
						Е	Е	K

Reset: 0x00



Bit	Bit Name	Description	R/W	InitVal
2	SBFE	Source Buffer Full Error Interrupt. Write '1' to	R/W	0
		clear.		
1	DDUE	Destination Descriptor Unavailable Error	R/W	0
		Interrupt. Write '1' to clear.		
0	DDOK	Destination Descriptor OK Interrupt. Write '1' to	R/W	0
		clear.		

0xBD10\_000C IPSec Control Register (IPSCTR)

3	1 30	29	28	27	26	25	2	24	23	22	21	20	19	18	17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	ervec	i			C			]	Rese	erve	1		В	В	R	DE	TS	R	D	ME	3S		Re	eser	ved		S	ME	3S
							K								R	Ι	S			S											
							S									S	V			V											
																T	D			D											

Reset: 0x0300 0000

Bit	Bit Name	Description	R/W	InitVal
25-24	CKS	Crypto engine Clock Source Select.	R/W	11
		00: 80 MHz crypto clock		
		01: 100 MHz crypto clock		
		10: 120 MHz crypto clock		
		11: Bus clock crypto clock		
17	BR	BIST Result. '1': BIST success. '0': BIST fail.	R/W	0
16	BIST	Crypto engine internal RAM BIST enable. Set '1'	R/W	0
		to enable BIST, when BIST complete, this bit will		
		cleared to '0' and the BR bit indicates the result.		
14-12	DETS	Destination Early DMA Threshold Size.	R/W	111
10-8	DMBS	Destination DMA Maximum Burst Size.	R/W	010
		000: 16 Byte		
		001: 32 Byte		
		010: 64 Byte		
		011: 128 Byte		
		1XX: Reserved.		
2-0	SMBS	Source DMA Maximum Burst Size.	R/W	010
		000: 16 Byte		
		001: 32 Byte		
		010: 64 Byte		
		011: 128 Byte		
		1XX: Reserved.		

### 14. MIC Calculator

To offload the computation task of CPU, RTL8186 integrates a TKIP-Michael hardware calculator. Register MICLVAL and MICRVAL are used to set the key of TKIP-Michael. After calculated, these two registers will store the output MIC value.

Beside the MIC engine, the calculator also embedded with a PRNG (Pseudo Random Number Generator) to provide uniform distributed random number. To use the PRNG, you may write an initial number into MICPRNR register as a seed number, and then read back the MICPRNR value as the output random number.

**Register Summary** 

Virtual address	Size (byte)	Name	Description	Access
0xBD18_0000	4	MICLVAL	MIC L value register	R/W
0xBD18_0004	4	MICRVAL	MIC R value register	R/W
0xBD18_0008	4	MICSAR	MIC calculation starting address register	R/W
0xBD18_000C	4	MICLENR	MIC calculation length register	R/W



0xBD18_0010	4	MICDMAR	MIC calculation DMA length register	R/W
0xBD18_0014	4	MICCR	MIC control register	R/W
0xBD18 0018	4	MICPRNR	MIC Pseudo Random Number Generator register	R/W

0xBD18\_0000 MIC L Value Register (MICLVAL)

021	MICE value Register (MICEVILE)																			111	••	_ ,	uiu		~ S	JULI	(11		_ , , ,	,	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															Lval																

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-0	LVal	MIC L value register. The initial L value is written	R/W	0
		to this register; when calculation done, read this		
		register for new L value.		

0xBD18\_0004 MIC R Value Register (MICRVAL)

																							-		_ \			
31   30   29	28	27 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												RVa																

Reset: <u>0</u>x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-0	RVal	MIC R value register. The initial R value is written	R/W	0
		to this register; when calculation done, read this		
		register for new R value.		

0xBD18\_0008 MIC Starting Address Register (MICSAR)

	-																<del>-</del>				9-~ -	(			,
31   30   29   28	3 27 26	25 24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								SA	NDD	R															

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-0	SADDR	The physical address of the data that MIC	R/W	0
		calculator is going to do calculation. The address		
		has no alignment restriction.		

0xBD18\_000C MIC Calculation Length Register (MICLENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Т	LEI	V															
														-		•															

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-0	TLEN	The data length that MIC calculator is going to do	R/W	0
		calculation.		

0xBD18\_0010 MIC Calculation DMA Length Register (MICDMAR)

024	-															_				4410						·~	,,,,,	(114			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														Г	DLEI	N															

Bit	Bit Name	Description	R/W	InitVal
31-0	DLEN	The DMA length that MIC calculator is going to	R/W	0



do calculation. The relation between data length (LEN) and DMA length (DLEN) is:	
DLEN = (TLEN/4 + 2)*4	

0xBD18\_0014 MIC Control Register (MICCR)

																								9-		(		,
31   30   29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(Reserved)												I		(]	Rese	erve	ed)		I	R							
	, ,										S							Е	U									
																											N	N

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
8	IS	Interrupt Status. When MIC calculation is done,	R/W	0
		this bit is set to '1'. Write '1' to clear the status.		
1	IEN	Interrupt Enable. When MIC calculation is done	R/W	0
		and this bit is set to '1', the MIC calculator will		
		assert interrupt to CPU. If this bit is not set, only		
		the IS bit is set while calculation done.		
0	RUN	MIC Calculator run. Write this bit '1' will trigger	R/W	0
		the hardware start calculation. When calculation		
		done, this bit auto reset to '0'.		

0xBD18\_0018 MIC PRNG Register (MICPRNR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														P	RNO	Ĵ															

Reset: 0x5412 3333

Bit	Bit Name	Description	R/W	InitVal
31-0	PRNG	The Pseudo Random Number Generator. Notice	R/W	0x54123333
		that if write 0 to this register, the PRNG will fail to		
		generate random number.		

# 15. PCM Controller

The RTL8186 integrates a PCM controller, which supports four channels of voice application and both A-law and u-low compression.

## **Register Summary**

Virtual address	Size (byte)	Name	Description	Access
0xBD28_0000	4	PCMCR	PCM interface Control Register	R/W
0xBD28_0004	4	PCMCHCNR	PCM Channel specific Control Register	R/W
0xBD28_0008	4	PCMTSR	PCM Time Slot Assignment Register	R/W
0xBD28_000C	4	PCMBSIZE	PCM Channels Buffer Size register	R/W
0xBD28_0010	4	CH0TXBSA	PCM Channel 0 TX buffer starting address pointer	R/W
0xBD28_0014	4	CH1TXBSA	PCM Channel 1 TX buffer starting address pointer	R/W
0xBD28_0018	4	CH2TXBSA	PCM Channel 2 TX buffer starting address pointer	R/W
0xBD28_001C	4	CH3TXBSA	PCM Channel 3 TX buffer starting address pointer	R/W
0xBD28_0020	4	CH0RXBSA	PCM Channel 0 RX buffer starting address pointer	R/W
0xBD28_0024	4	CH1RXBSA	PCM Channel 1 RX buffer starting address pointer	R/W
0xBD28_0028	4	CH2RXBSA	PCM Channel 2 RX buffer starting address pointer	R/W
0xBD28_002C	4	CH3RXBSA	PCM Channel 3 RX buffer starting address pointer	R/W
0xBD28 0030	4	PCMIMR	PCM channels Interrupt Mask Register	R/W



0xBD28 0034	4	PCMISR	PCM channels Interrupt Status Register	R/W

0xBD28\_0000 PCM interface Control Register (PCMCR)

31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13	12	11	10	9	8 7	7 6 5	5 4	3 2 1 0
(Reserved)	P	C	P	F	(I	Reserve	ed)	ICC
	C	K	X	S				
	M	D	D	I				
	Е	I	S	N				
		R	Е	V				

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
12	PCME	PCM interface Enable. While PCM interface is	R/W	0
		disabled, all logic and registers will reset to initial		
		state.		
		0: Disable		
		1: Enable		
11	CKDIR	CLK and FS signal source select of PCM	R/W	0
		interface.		
		0: External source from Codec		
		1: From internal PLL (output to Codec)		
10	PXDSE	PCM interface extra data strobe enable.	R/W	0
		0: Disable extra data strobe		
		1: Enable extra data strobe		
9	FSINV	PCM interface frame synchronization polarity	R/W	0
		invert.		
		0: PCMFS set to high active		
		1: PCMFS set to low active		
3-0	ICC	PCM interface channels inter change control.	R/W	0
		When two channels was set as interchange mode,		
		the channel data received from one channel will		
		auto transfer to another for output, without pass		
		through the internal FIFO.		
		0001: Channel 0, 1 talk		
		0010: Channel 0, 2 talk		
		0011: Channel 0, 3 talk		
		0100: Channel 1, 2 talk		
		0101: Channel 1, 3 talk		
		0110: Channel 2, 3 talk		
		1001: Channel 0, 1 talk and channel 2, 3 talk		
		1010: Channel 0, 2 talk and channel 1, 3 talk		
		1011: Channel 0, 3 talk and channel 1, 2 talk		
		others: No interchange talk function enabled.		

0xBD28\_0004 PCM Channel Control Register (PCMCHCNR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R		С	С	С	С	С		I	3		С	С	С	С		]	R		С	С	С	С		]	R		С	С	C	C
	S		0	0	Η	Η	Н		9	S		1	Η	Н	Н		9	S		2	Η	Н	Н		,	S		3	Н	Н	Н
	V		I	C	0	0	0		7	V		C	1	1	1		7	V		C	2	2	2		7	V		C	3	3	3
	D		L	M	U	T	R		I	)		M	U	T	R		I	D		M	U	T	R		I	)		M	U	T	R
			В	P	Α	Е	Е					P	Α	Е	Е					P	Α	Е	Е					P	A	Е	Е
			Е	Е								Е								Е								Е			

Bit	Bit Name	Description	R/W	InitVal
28	C0ILBE	Channel 0 Internal Loop-back Enable. When	R/W	0
		loop-back function enabled, the data in TX FIFO		
		transmits to TXD and also the RX FIFO.		



		0: Disable loop-back		<u> </u>
		1: Enable loop-back		
27	C0CMPE	Channel 0 Compander Enable. When channel compander enabled, the 8-bit data from RXD expands to 16 bits and sent to RX FIFO. In the other direction, the compander suppresses 16 bit data from TX FIFO to 8 bits and sent to TXD. 0: Disable 1: Enable	R/W	0
26	CH0UA	Channel 0 u-law/A-law select. 0: u-law 1: A-law	R/W	0
25	СН0ТЕ	Channel 0 Transmitter Enable. 0: Disable 1: Enable	R/W	0
24	CH0RE	Channel 0 Receiver Enable. 0: Disable 1: Enable	R/W	0
19	C1CMPE	Channel 1 Compander Enable. When channel compander enabled, the 8-bit data from RXD expands to 16 bits and sent to RX FIFO. In the other direction, the compander suppresses 16 bit data from TX FIFO to 8 bits and sent to TXD. 0: Disable 1: Enable	R/W	0
18	CH1UA	Channel 1 u-law/A-law select. 0: u-law 1: A-law	R/W	0
17	CH1TE	Channel 1 Transmitter Enable. 0: Disable 1: Enable	R/W	0
16	CH1RE	Channel 1 Receiver Enable. 0: Disable 1: Enable	R/W	0
11	C1CMPE	Channel 1 Compander Enable. When channel compander enabled, the 8-bit data from RXD expands to 16 bits and sent to RX FIFO. In the other direction, the compander suppresses 16 bit data from TX FIFO to 8 bits and sent to TXD. 0: Disable 1: Enable	R/W	0
10	CH2UA	Channel 2 u-law/A-law select. 0: u-law 1: A-law	R/W	0
9	СН2ТЕ	Channel 2 Transmitter Enable. 0: Disable 1: Enable	R/W	0
8	CH2RE	Channel 2 Receiver Enable. 0: Disable 1: Enable	R/W	0
2	C3CMPE CH3UA	Channel 3 Compander Enable. When channel compander enabled, the 8-bit data from RXD expands to 16 bits and sent to RX FIFO. In the other direction, the compander suppresses 16 bit data from TX FIFO to 8 bits and sent to TXD.  0: Disable  1: Enable  Channel 3 u-law/A-law select.	R/W	0
	0115 071	Chamile of a lattiff latt beloot.	14/ 11	1~



	0: u-law 1: A-law		
1	Channel 3 Transmitter Enable. 0: Disable 1: Enable	R/W	0
0	Channel 3 Receiver Enable. 0: Disable 1: Enable	R/W	0

0xBD28\_0008 PCM Time Slot Assignment Register (PCMTSR)

31   30   29	28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5	4 3 2 1 0
R	CH0TSA	R	CH1TSA	R	CH2TSA	R	CH3TSA
S		S		S		S	
V		V		V		V	
D		D		D		D	

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
28-24	CH0TSA	Channel 0 Time Slot Assignment.	R/W	0
		CH0TSA[4:0] mapping to Slot 0 Slot 31.		
20-16	CH1TSA	Channel 1 Time Slot Assignment.	R/W	0
		CH1TSA[4:0] mapping to Slot 0 Slot 31.		
12-8	CH2TSA	Channel 2 Time Slot Assignment.	R/W	0
		CH2TSA[4:0] mapping to Slot 0 Slot 31.		
4-0	CH3TSA	Channel 3 Time Slot Assignment.	R/W	0
		CH3TSA[4:0] mapping to Slot 0 Slot 31.		

0xBD28\_000C PCM Buffer Size Register (PCMBSIZE)

31 30 29 28 27 26	25 24	23   22	21 20	19 1	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH0BSIZE			CH1	BSIZE	Ξ				C	H2B	SIZ	Е					C	H3I	BSĽ	ZE		

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-24	CH0BSIZE	Channel 0 buffer size in unit of 4(n+1) bytes.	R/W	0x0
23-16	CH1BSIZE	Channel 1 buffer size in unit of 4(n+1) bytes.	R/W	0x0
15-8	CH2BSIZE	Channel 2 buffer size in unit of 4(n+1) bytes.	R/W	0x0
7-0	CH3BSIZE	Channel 3 buffer size in unit of 4(n+1) bytes.	R/W	0x0

0xBD28\_0010 PCM Channel 0 TX Base Address Register (CH0TXBSA)

31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													TX	BU	FPR															P	P
																														1	0
																														О	О
																														W	W
																														N	N

Bit	Bit Name	Description	R/W	InitVal
31-2	TXBUFPR	TX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		



1: Page 0 owned by PCM controller	

0x	BD2	8_0	014						]	PCN	1 Cł	ıanr	iel 1	TX	Ba	se A	١dd	ress	s Re	egis	ter	(CF	H1T	XB	SA)
				 	 I	 	 	 	 							_			-	_					_

31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6	5	4 (	3 2	1	0
TXBUFPR				P	P
				1	0
				О	О
				W	W
				N	N

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-2	TXBUFPR	TX Buffer Pointer. This is a physical address with word-align limitation.	R/W	0x0
1	P1OWN	Page 1 Own bit 0: Page 1 owned by CPU 1: Page 1 owned by PCM controller	R/W	0x0
0	POOWN	Page 0 Own bit 0: Page 0 owned by CPU 1: Page 0 owned by PCM controller	R/W	0x0

0xBD28\_0018 PCM Channel 2 TX Base Address Register (CH2TXBSA)

31 3	) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												TX	BU	FPR															P	P
																													1	0
																													Ο	О
																													W	W
																													N	Ν

Reset: 0x0000\_0000

Bit	Bit Name	Description	R/W	InitVal
31-2	TXBUFPR	TX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		
		1: Page 0 owned by PCM controller		

0xBD28\_001C PCM Channel 3 TX Base Address Register (CH3TXBSA)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													TX	BUl	FPR															P	P
																														1	0
																														Ο	О
																														W	W
																														N	N

Bit	Bit Name	Description	R/W	InitVal
31-2	TXBUFPR	TX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		



1: Page 0 owned by PCM controller	

0xBD28_0020	PCM Channel 0 RX Base Address Register (CH0RXBSA)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 10	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

30	)	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī													RX	BU	FPR															P	P
																														1	0
																														Ο	O
																														W	W
																														N	N

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-2	RXBUFPR	RX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		
		1: Page 0 owned by PCM controller		

0xBD28\_0024 PCM Channel 1 RX Base Address Register (CH1RXBSA)

3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													RX	BU	FPR															P	P
																														1	0
																														Ο	О
																														W	W
																														N	N

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-2	RXBUFPR	RX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		
		1: Page 0 owned by PCM controller		

0xBD28\_0028 PCM Channel 2 RX Base Address Register (CH2RXBSA)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													RX	BU	FPR															P	P
																														1	0
																														О	O
																														W	W
																														N	N

Bit	Bit Name	Description	R/W	InitVal
31-2	RXBUFPR	RX Buffer Pointer. This is a physical address with	R/W	0x0
		word-align limitation.		
1	P1OWN	Page 1 Own bit	R/W	0x0
		0: Page 1 owned by CPU		
		1: Page 1 owned by PCM controller		
0	P0OWN	Page 0 Own bit	R/W	0x0
		0: Page 0 owned by CPU		



1: Page 0 owned by PCM controller	
1: Page 0 owned by PCM controller	

0xBD28\_002C PCM Channel 3 RX Base Address Register (CH3RXBSA)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													RX	BU	FPR															P	P
																														1	0
																														О	Ο
																														W	W
																														N	N

Reset: 0x0000 0000

Bit	Bit Name	Description	R/W	InitVal
31-2	RXBUFPR	RX Buffer Pointer. This is a physical address with word-align limitation.	R/W	0x0
1	P1OWN	Page 1 Own bit 0: Page 1 owned by CPU 1: Page 1 owned by PCM controller	R/W	0x0
0	POOWN	Page 0 Own bit 0: Page 0 owned by CPU 1: Page 0 owned by PCM controller	R/W	0x0

0xBD28\_0030 PCM Interrupt Mask Register (PCMIMR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						()	Rese	erve	d)							С	C	C	C	C	C	C	C	C	C	C	C	С	C	О	C
																Н	Η	Н	Н	Н	Н	Η	Η	Η	Η	Н	Η	Η	Η	Н	Н
																0	0	0	0	1	1	1	1	2	2	2	2	3	3	3	3
																P	P	T	R	P	P	T	R	P	P	T	R	P	P	T	R
																0	1	В	В	0	1	В	В	0	1	В	В	0	1	В	В
																О	О	U	U	О	О	U	U	Ο	О	U	U	О	О	U	U
																K	K	Α	Α	K	K	Α	A	K	K	A	A	K	K	A	Α
																Ι	I	I	I	I	I	I	I	I	I	I	I	I	I	I	Ι
																Е	Е	Е	Е	Е	Е	Е	Е	Е	Ε	Е	Е	Е	Е	Ε	Е

Bit	Bit Name	Description	R/W	InitVal
15	CH0P0OKIE	Channel 0 Page 0 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
14	CH0P1OKIE	Channel 0 Page 1 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
13	CH0TBUAIE	Channel 0 Transmit Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		
12	CH0RBUAIE	Channel 0 Receive Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		
11	CH1P0OKIE	Channel 1 Page 0 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
10	CH1P1OKIE	Channel 1 Page 1 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
9	CH1TBUAIE	Channel 1 Transmit Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		



		1: Enable interrupt		
8	CH1RBUAIE	Channel 1 Receive Buffer Unavailable Interrupt	R/W	0
	CHIRDONE	Enable.	10, 11	
		0: Disable interrupt		
		1: Enable interrupt		
7	CH2P0OKIE	Channel 2 Page 0 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
6	CH2P1OKIE	Channel 2 Page 1 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
5	CH2TBUAIE	Channel 2 Transmit Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		
4	CH2RBUAIE	Channel 2 Receive Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		
3	CH3P0OKIE	Channel 3 Page 0 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
2	CH3P1OKIE	Channel 3 Page 1 OK Interrupt Enable.	R/W	0
		0: Disable interrupt		
		1: Enable interrupt		
1	CH3TBUAIE	Channel 3 Transmit Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		
0	CH3RBUAIE	Channel 3 Receive Buffer Unavailable Interrupt	R/W	0
		Enable.		
		0: Disable interrupt		
		1: Enable interrupt		

0xBD28\_0034 PCM Interrupt Status Register (PCMISR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
С	С	С	С	С	С	С	С	С	С	С	С	С	C	C	С	С	С	С	С	С	С	С	С	C	С	С	C	C	C	C	C
Н	Η	Н	Н	Н	Η	Η	Н	Н	Н	Н	Н	Н	Η	Н	Н	Η	Н	Н	Н	Н	Н	Н	Н	Н	Η	Н	Н	Η	Н	Н	Η
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	3	3	3	3	3	3	3	3
P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
T	T	R	R	T	T	R	R	T	T	R	R	Т	T	R	R	T	T	R	R	Т	T	R	R	T	T	R	R	T	T	R	R
О	О	О	О	В	В	В	В	О	О	О	O	В	В	В	В	О	Ο	О	Ο	В	В	В	В	О	Ο	О	O	В	В	В	В
K	K	K	K	U	U	U	U	K	K	K	K	U	U	U	U	K	K	K	K	U	U	U	U	K	K	K	K	U	U	U	U

Bit	Bit Name	Description	R/W	InitVal
31	CH0P0TOK	Channel 0 Page 0 Transmit OK.	R/W	0
		0: Transmit Not OK		
		1: Transmit OK, write '1' to clear.		
30	CH0P1TOK	Channel 0 Page 1 Transmit OK.	R/W	0
		0: Transmit Not OK		
		1: Transmit OK, write '1' to clear.		
29	CH0P0ROK	Channel 0 Page 0 Receive OK.	R/W	0
		0: Receive Not OK		
		1: Receive OK, write '1' to clear.		
28	CH0P1ROK	Channel 0 Page 1 Receive OK.	R/W	0
		0: Receive Not OK		
		1: Receive OK, write '1' to clear.		



27	CHODOTDII	Changel O Dage O Transmit Duffer Heaveilahle	D /W/	To.
27	CH0P0TBU	Channel 0 Page 0 Transmit Buffer Unavailable. 0: Transmit buffer Not unavailable	R/W	0
26	CH0P1TBU	1: Transmit buffer unavailable, write '1' to clear.	R/W	0
20	СПОРТТВО	Channel 0 Page 1 Transmit Buffer Unavailable. 0: Transmit buffer Not unavailable	K/W	U
25	CHODODDH	1: Transmit buffer unavailable, write '1' to clear.	R/W	0
23	CH0P0RBU	Channel 0 Page 0 Receive Buffer Unavailable.  0: Receive buffer Not unavailable	K/W	U
		1: Receive buffer unavailable, write '1' to clear.		
24	CH0P1RBU		R/W	0
24	CHUPIKBU	Channel 0 Page 1 Receive Buffer Unavailable. 0: Receive buffer Not unavailable	K/W	U
		1: Receive buffer unavailable, write '1' to clear.		
23	CH1P0TOK	Channel 1 Page 0 Transmit OK.	R/W	0
23	CHIPOTOK	0: Transmit Not OK	K/W	U
22	CH1P1TOK	1: Transmit OK, write '1' to clear.	R/W	0
22	CHIPTION	Channel 1 Page 1 Transmit OK. 0: Transmit Not OK	K/W	0
21	CHIDODOV	1: Transmit OK, write '1' to clear.  Channel 1 Page 0 Receive OK.	R/W	0
21	CH1P0ROK	0: Receive Not OK	K/W	0
20	CHIDIDON	1: Receive OK, write '1' to clear.	R/W	0
20	CH1P1ROK	Channel 1 Page 1 Receive OK. 0: Receive Not OK	K/W	0
		1: Receive OK, write '1' to clear.		
19	CH1P0TBU	Channel 1 Page 0 Transmit Buffer Unavailable.	R/W	0
19	СПІРОТВО	0: Transmit buffer Not unavailable	K/W	U
18	CH1P1TBU	1: Transmit buffer unavailable, write '1' to clear. Channel 1 Page 1 Transmit Buffer Unavailable.	R/W	0
10	СПІРТІВО	0: Transmit buffer Not unavailable	K/W	U
17	CH1P0RBU	1: Transmit buffer unavailable, write '1' to clear. Channel 1 Page 0 Receive Buffer Unavailable.	R/W	0
1 /	CHIFUKBU	0: Receive buffer Not unavailable	IX/ VV	U
		1: Receive buffer unavailable, write '1' to clear.		
16	CH1P1RBU	Channel 1 Page 1 Receive Buffer Unavailable.	R/W	0
10	CIIII IKBU	0: Receive buffer Not unavailable	IX/ VV	U
		1: Receive buffer unavailable, write '1' to clear.		
15	СН2Р0ТОК	Channel 2 Page 0 Transmit OK.	R/W	0
13	CHZFUTOK	0: Transmit Not OK	IX/ VV	U
		1: Transmit OK, write '1' to clear.		
14	CH2P1TOK	Channel 2 Page 1 Transmit OK.	R/W	0
17	CHZITIOK	0: Transmit Not OK	10/ **	U
		1: Transmit OK, write '1' to clear.		
13	CH2P0ROK	Channel 2 Page 0 Receive OK.	R/W	0
13	CHZI OKOK	0: Receive Not OK	IX/ VV	U
		1: Receive OK, write '1' to clear.		
12	CH2P1ROK	Channel 2 Page 1 Receive OK.	R/W	0
12	CHZITKOK	0: Receive Not OK	IX/ VV	U
		1: Receive OK, write '1' to clear.		
11	CH2P0TBU	Channel 2 Page 0 Transmit Buffer Unavailable.	R/W	0
111	C1121 01 DO	0: Transmit buffer Not unavailable	17/ 11	
		1: Transmit buffer unavailable, write '1' to clear.		
10	CH2P1TBU	Channel 2 Page 1 Transmit Buffer Unavailable.	R/W	0
10	C1121 1 1 DO	0: Transmit buffer Not unavailable	10/ 44	
		1: Transmit buffer unavailable, write '1' to clear.		
9	CH2P0RBU	Channel 2 Page 0 Receive Buffer Unavailable.	R/W	0
	C1121 UKDU	0: Receive buffer Not unavailable	17/ 11	
		1: Receive buffer unavailable, write '1' to clear.		
8	CH2P1RBU	Channel 2 Page 1 Receive Buffer Unavailable.	R/W	0
U	CIIZI IRDU	Chamier 2 rage r Receive Duner Unavailable.	11/ 44	I <sub>Q</sub>



		0: Receive buffer Not unavailable		
		1: Receive buffer unavailable, write '1' to clear.		
7	СН3Р0ТОК	Channel 3 Page 0 Transmit OK.	R/W	0
		0: Transmit Not OK		
		1: Transmit OK, write '1' to clear.		
6	CH3P1TOK	Channel 3 Page 1 Transmit OK.	R/W	0
		0: Transmit Not OK		
		1: Transmit OK, write '1' to clear.		
5	CH3P0ROK	Channel 3 Page 0 Receive OK.	R/W	0
		0: Receive Not OK		
		1: Receive OK, write '1' to clear.		
4	CH3P1ROK	Channel 3 Page 1 Receive OK.	R/W	0
		0: Receive Not OK		
		1: Receive OK, write '1' to clear.		
3	CH3P0TBU	Channel 3 Page 0 Transmit Buffer Unavailable.	R/W	0
		0: Transmit buffer Not unavailable		
		1: Transmit buffer unavailable, write '1' to clear.		
2	CH3P1TBU	Channel 3 Page 1 Transmit Buffer Unavailable.	R/W	0
		0: Transmit buffer Not unavailable		
		1: Transmit buffer unavailable, write '1' to clear.		
1	CH3P0RBU	Channel 3 Page 0 Receive Buffer Unavailable.	R/W	0
		0: Receive buffer Not unavailable		
		1: Receive buffer unavailable, write '1' to clear.		
0	CH3P1RBU	Channel 3 Page 1 Receive Buffer Unavailable.	R/W	0
		0: Receive buffer Not unavailable		
		1: Receive buffer unavailable, write '1' to clear.		

# 16. 802.11a/b/g WLAN Controller

RTL8186 integrates with a wireless LAN MAC and a direct sequence spread spectrum baseband processor. The WLAN controller implements Direct Sequence Spread Spectrum (DSSS), Complementary Code Keying (CCK) and Orthogonal Frequency Division Multiplexing (OFDM) baseband processing to support all IEEE 802.11a, 802.11b and 802.11g data rates. Differential phase shift keying modulation schemes, DBPSK and DQPSK with data scrambling capability, are available along with complementary code keying to provide data rates of 1, 2, 5.5 and 11Mbps, with long or short preamble. A high speed Fast Fourier Transform (FFT)/Inverse Fast Fourier Transform (IFFT), combined with BPSK, QPSK, 16QAM and 64QAM modulation of the individual subcarriers, provides data rates of 6, 9, 12, 18, 24, 36, 48 and 54Mbps, with rate compatible punctured convolutional coding with a coding rate of 1/2, 2/3 and 3/4.

The WLAN controller also builds in an enhanced signal detector, an adaptive frequency domain equalizer, and a soft-decision Viterbi decoder to alleviate the severe multipath effects. Efficient IQ-imbalance calibration, DC offset, phase noise, frequency offset and timing offset compensation are provided for the radio frequency front-end impairments. Selectable digital transmit and receiver FIR filters are provided to meet the requirement of transmit spectrum mask and to reject the adjacent channel interference, respectively. Both in the transmitter and receiver, programmable scaling in digital domain trades the quantization noise against the increasing probability of clipping. Furthermore, robust signal detection, symbol boundary detection and channel estimation are performed well at the minimum sensitivity.

Besides, it supports fast receiver Automatic Gain Control (AGC) and antenna diversity functions, and adaptive transmit power control function to obtain better performance in the analog portions of the transceiver. It also has on-chip digital-to-analog converters and analog-to-digital converters for analog I and Q inputs and outputs, transmit TSSI and receiver RSSI input, and transmit and receiver AGC outputs.

To support 802.11h, RTL8186 implements a dynamic frequency selection (DFS) and transmit power control (TPC) that could be used to satisfy regulator requirements for operation in the 5GHz band in Europe.

For security issues, RTL8186 has implemented a high performance security engine to support WEP, TKIP and AES encryption/decryption for transmitting and receiving packet.



The WLAN controller is a DMA bus-master device, and uses descriptor-based buffer structure for packet transmission and reception. These features will definitely offload much CPU loading.

RTL8186 provides interfaces for external RF module. Now Realtek RTL8225 ( $802.11\ b/g$ ) and RFL8255 ( $802.11\ a/b/g$ ) RF chipset are supported.

### **Register Summary**

Virtual	Size	Name	Description	RW
Address	(byte)			
0xBD40_0000	8	WLAN_ID	ID Register. The ID register is only permitted to write via 4-byte access. Read access can be byte, word, or double word access.	RW
0xBD40_0008	8	WLAN_MAR	Multicast Register. The MAR register is only permitted to write via 4-byte access. Read access can be byte, word, or double word access.	RW
0xBD40_0018	8	WLAN_TSFTR	Timing Synchronization Function Timer Register.	R
0xBD40_0020	4	WLAN_TLPDA	Transmit Low Priority Descriptors Start Address (32-bit) (256-byte alignment).	RW
0xBD40_0024	4	WLAN_TNPDA	Transmit Normal Priority Descriptors Start Address (32-bit). (256-byte alignment).	RW
0xBD40_0028	4	WLAN_THPDA	Transmit High Priority Descriptors Start Address (32-bit). (256-byte alignment).	RW
0xBD40 002C	4	WLAN BRSR	Basic Rate Set Register.	RW
0xBD40 002E	6	WLAN BSSID	Basic Service Set ID.	RW
0xBD40 0034	1	WLAN RR	Response Rate.	RW
0xBD40_0035	1	WLAN_EIFS	Extended InterFrame Space Time. The value is in units of 4µs.	RW
0xBD40 0037	1	WLAN CR	Command Register.	RW
0xBD40 003C	2	WLAN IMR	Interrupt Mask Register.	RW
0xBD40_003E	2	WLAN_ISR	Interrupt Status Register.	RW
0xBD40_0040	4	WLAN_TCR	Transmit (Tx) Configuration Register.	RW
0xBD40_0044	4	WLAN_RCR	Receive (Rx) Configuration Register.	RW
0xBD40_0048	4	WLAN_TINT	Timer Interrupt Register. Once having written a non-zero value to this register, the Timeout bit of the WLAN_ISR register will be set whenever the least 32 bits of the WLAN_TSFTR reaches this value. The Timeout bit will not be set as long as the WLAN_TINT register is zero.	RW
0xBD40_004C	4	WLAN_TBDA	Transmit Beacon Descriptor start Address (32-bit) (256-byte alignment).	RW
0xBD40_0050	1	WLAN_CR	Command Register.	RW
0xBD40_0051	1	WLAN_CONFIG0	Configuration Register 0.	R
0xBD40_0052	1	WLAN_CONFIG1	Configuration Register 1.	RW
0xBD40_0053	1	WLAN_CONFIG2	Configuration Register 2.	RW
0xBD40_0054	4	WLAN_ANAPARM	Analog Parameter.	RW
0xBD40_0058	1	WLAN_MSR	Media Status Register.	RW
0xBD40_0059	1	WLAN_CONFIG3	Configuration Register 3.	RW
0xBD40_005A	1	WLAN_CONFIG4	Configuration Register 4.	RW
0xBD40_005B	1	WLAN_TESTR	Test mode Register.	RW
0xBD40_0070	2	WLAN_BCNITV	Beacon Interval Register.	RW
0xBD40_0072	2	WLAN_ATIMWND	Atim Window Register.	RW
0xBD40_0074	2	WLAN_BINTRITV	Beacon interrupt Interval Register.	RW
0xBD40_0076	2	WLAN_ATIMTRITV	Atim Interrupt Interval Register.	RW
0xBD40_007C	1	WLAN_PHYADDR	PHY interface Address Register.	RW



Virtual	Size	Name	Description	RW
Address	(byte)			
0xBD40_007D	1	WLAN_PHYDATAW	Write Data to PHY.	W
0xBD40_007E	1	WLAN_PHYDATAR	Read Data from PHY.	R
0xBD40 0080	2	WLAN RFPINOUT	RF Pins Output	RW
0xBD40 0082	2	WLAN RFPINEN	RF Pins Enable	RW
0xBD40 0084	2	WLAN RFPINSEL	RF Pins Select	RW
0xBD40 0086	2	WLAN RFPININPUT	RF Pins Input	RW
0xBD40 0088	4	WLAN RFPARA	RF Parameter	RW
0xBD40_008C	4	WLAN RFTIMING	RF Timing	RW
0xBD40 009C	1	WLAN TXAGC	Auto TXAGC Control.	RW
0xBD40 009D	1	WLAN CCKTXAGC	Complementary Code Keying TX Automatic Gain	RW
			Control.	
0xBD40 009E	1	WLAN OFDMTXAG	Orthogonal Frequency Division Multiplexing TX	RW
0.122 .0_0072	-	C	Automatic Gain Control.	12,,,
0xBD40 009F	1	WLAN ANTSEL	TX Antenna Select.	RW
0xBD40 00A0	4	WLAN CAMRW	Content Access Memory Read/Write.	RW
0xBD40_00A4	4	WLAN CAMOUTPU	Date written to Content Access Memory.	RW
0XDD40_00A4		T T	Date written to Content Access Wellory.	ICVV
0xBD40 00A8	4	WLAN CAMINPUT	Date read from Content Access Memory.	RW
0xBD40_00AC	4	WLAN CAMDEBUG	Content Access Memory Debug Interface.	RW
0xBD40_00B0	2	WLAN WPACONFIG	Wi-Fi Protected Access Config.	RW
0xBD40_00B2	2	WLAN AESMASK	Advanced Encryption Standard Mask.	RW
0xBD40_00B4	1	WLAN SIFS	Short InterFrame Spacing Timer Setting.	RW
0xBD40_00B4	1	WLAN DIFS	Distributed InterFrame Spacing Timer Setting.	RW
0xBD40_00B6	1	WLAN SLOTTIME	Slot Time Setting.	RW
0xBD40_00B7	1	WLAN_SLOTTIME WLAN_USTUNE	Micro-second Fine Tune Config.	RW
0xBD40_00B7	1	WLAN_OSTONE WLAN CWCONFIG	Contention Window Config.	RW
0xBD40_00BD	1	WLAN_CWCONFIG WLAN CWVALUE	Contention Window Value.	RW
0xBD40_00BD	1	WLAN_CW VALUE WLAN RATECTRL	Auto Rate Fallback Control.	RW
0xBD40_00BE	1	WLAN_KATECTRL WLAN_CONFIG5	Configuration Register 5.	RW
0xBD40_00D8		WLAN_CONFIGS WLAN TPPOLL	Transmit Priority Polling register.	W
0xBD40_00D9	1			R
	2	WLAN_CWR WLAN RETRYCTR	Contention Window Register.  Retry Count Register.	R
0xBD40_00DE	1		Receive Descriptor Start Address Register (32-bit).	
0xBD40_00E4	4	WLAN_RDSAR		RW
0xBD40 0100	4	WI AN DESCR	(256-byte alignment).	RW
	4	WLAN DESCLO	DFS control register	
0xBD40_0104 0xBD40_0108	4	WLAN_DFSSLR WLAN_DFSSHR	DFS Schmitt trigger low-threshold setting register DFS Schmitt trigger high-threshold setting register	RW RW
	4	WLAN DFSDLR	DFS Schmitt trigger nigh-threshold setting register DFS Pulse-duration low-threshold setting register	
0xBD40_010C	4	_	<u> </u>	RW
0xBD40_0110	4	WLAN DESDCR	DFS Pulse-duration high-threshold setting register	RW
0xBD40_0114	4	WLAN_DFSPCR	DFS valid pulse count register	R
0xBD40_0118	4	WLAN DESTSIR	DFS Time Stamp 0 register	RW
0xBD40_011C	4	WLAN DESTSIR	DFS Time Stamp 1 register	RW
0xBD40_0120	4	WLAN DESTS2R	DFS Time Stamp 2 register	RW
0xBD40_0124	4	WLAN DESTSAR	DFS Time Stamp 3 register	RW
0xBD40_0128	4	WLAN_DFSTS4R	DFS Time Stamp 4 register	RW
0xBD40_012C	4	WLAN_DFSTS5R	DFS Time Stamp 5 register	RW
0xBD40_0130	4	WLAN DESTSOR	DFS Time Stamp 6 register	RW
0xBD40_0134	4	WLAN_DFSTS7R	DFS Time Stamp 7 register	RW
0xBD40_0138	4	WLAN_DFSTS8R	DFS Time Stamp 8 register	RW
0xBD40_013C	4	WLAN_DFSTS9R	DFS Time Stamp 9 register	RW
0xBD40_0140	4	WLAN_DFSTSAR	DFS Time Stamp A register	RW
0xBD40_0144	4	WLAN_DFSTSBR	DFS Time Stamp B register	RW
0xBD40_0148	4	WLAN_DFSTSCR	DFS Time Stamp C register	RW
0xBD40_014C	4	WLAN_DFSTSDR	DFS Time Stamp D register	RW



Virtual	Size	Name	Description	RW
Address	(byte)			
0xBD40_0150	4	WLAN_DFSTSER	DFS Time Stamp E register	RW
0xBD40_0154	4	WLAN_DFSTSFR	DFS Time Stamp F register	RW
0xBD40_0158	4	WLAN_DFSTSGR	DFS Time Stamp G register	RW
0xBD40_015C	4	WLAN_DFSTSHR	DFS Time Stamp H register	RW
0xBD40_0160	4	WLAN_DFSTSIR	DFS Time Stamp I register	RW
0xBD40_0164	4	WLAN_DFSTSJR	DFS Time Stamp J register	RW
0xBD40_0168	4	WLAN_DFSCTSR	DFS Current Time Stamp register	R

0xBD40\_0018

TSF Timer	Register	(WLAN	TSFTR
-----------	----------	-------	-------

Bit	Bit Name	Description	RW
63-0	TSFT	Timing Synchronization Function Timer.	R
		The RTL8186/RTL8186P maintains a TSF timer with modules 2^64 counting in	
		increments of microseconds. The 8 octets are the timestamp field of beacon and probe	
		response frames.	

0xBD40 002C

Basic Rate Set Register (WLAN\_BRSR)

Bit	Bit Name	Description	R/W
15-12	-	Reserved.	
11-0	BRSR Basic Rate Set Register.		
		1Mbps Bit 0	
		2Mbps Bit 1	
		5.5Mbps Bit 2	
		11Mbps Bit 3	
		6Mbps Bit 4	
		9Mbps Bit 5	
		12Mbps Bit 6	
		18Mbps Bit 7	
		24Mbps Bit 8	
		36Mbps Bit 9	
		48Mbps Bit 10	
		54Mbps Bit 11	

0xBD40\_002E

Basic Service Set ID Register (WLAN\_BSSID)

Bit	Bit Name	Description	RW
47-0	BSSID	Basic Service Set Identification.	RW
		The driver writes to this register to set BSSID after a NIC joins a network or creates a	
		BSS/IBSS network.	

0xBD40\_0034

Response Rate (WLAN\_RR)



Bit	Bit Name	Description							RW	
7-4	MAX_RESPO		ximum Response Rate.						RW	
	NSE_RATE	If the rate of the rec								
		Rate, the hardware i	te, the hardware uses the Maximum Response Rate to respond to the received packet.							
3-0	MIN_RESPO	Minimum Response	Rate.						RW	
	NSE_RATE	If the rate of the rec								
		Rate and is not one				ware uses th	ne Minimum	1		
		Response Rate to re	spond to the recei	1						
				Bit 3	Bit 2	Bit 1	Bit 0			
			1Mbps	0	0	0	0			
			2Mbps	0	0	0	1			
			5.5Mbps	0	0	1	0			
			11Mbps	0	0	1	1			
			6Mbps	0	1	0	0			
			9Mbps	0	1	0	1			
			12Mbps	0	1	1	0			
			18Mbps	0	1	1	1			
			24Mbps	1	0	0	0			
			36Mbps	1	0	0	1			
			48Mbps	1	0	1	0			
			54Mbps	1	0	1	1			

 $0xBD40\_0037$ 

Command Register (WLAN\_CR)

Bit	Bit Name	Description	RW
7-5		Reserved.	
4	RST	Reset.	RW
		Setting this bit to 1 forces the RTL8186/RTL8186P perform a WLAN MAC reset.	
		During the reset state, it disables the transmitter and receiver and reinitializes the FIFOs.	
		The values of WLAN_IDR and WLAN_MAR are not changed. This bit is 1 during the	
		reset operation, and is cleared to 0 when the reset operation is complete.	
3	RE	Receiver Enable.	RW
		When set to 1 whilst the receive state machine is idle, the receive machine becomes	
		active. This bit will read back as 1 whenever the receive state machine is active. After	
		initial power-up, software must insure that the receiver has completely reset before	
		setting this bit.	
		1: Enable	
		0: Disable	
2	TE	Transmitter Enable.	RW
		When set to 1 whilst the transmit state machine is idle, the transmit state machine	
		becomes active. This bit will read back as 1 whenever the transmit state machine is	
		active. After initial power-up, software must insure that the transmitter has completely	
		reset before setting this bit.	
		1: Enable	
		0: Disable	
1		Reserved.	
0	MULRW	Multiple Bus Read/Write Enable.	RW
		1: Enable	
		0: Disable	

0xBD40\_003C

Interrupt Mask Register (WLAN\_IMR)

Bit	Bit Name	Description	RW
15	TXFOVW	Tx FIFO Overflow Interrupt.	RW
		1: Enable	
		0: Disable	



Bit	Bit Name	Description	RW
14	TimeOut	Time Out interrupt.	RW
		1: Enable	
		0: Disable	
13	BcnInt	Beacon Time out Interrupt.	RW
		1: Enable	
		0: Disable	
12	ATIMInt	ATIM Time Out Interrupt.	RW
		1: Enable	
		0: Disable	
11	TBDER	Tx Beacon Descriptor Error interrupt.	RW
		1: Enable	
		0: Disable	
10	TBDOK	Tx Beacon Descriptor OK interrupt.	RW
		1: Enable	
		0: Disable	
9	THPDER	Tx High Priority Descriptor Error interrupt.	RW
		1: Enable	
		0: Disable	
8	THPDOK	Tx High Priority Descriptor OK interrupt.	RW
		1: Enable	
		0: Disable	
7	TNPDER	Tx Normal Priority Descriptor Error interrupt.	RW
		1: Enable	
	m inn oir	0: Disable	
6	TNPDOK	Tx Normal Priority Descriptor OK interrupt.	RW
		1: Enable	
	DATECTAL	0: Disable	DW
5	RXFOVW	Rx FIFO Overflow interrupt.	RW
		1: Enable	
	RDU	0: Disable	DW
4	KDU	Rx Descriptor Unavailable interrupt. 1: Enable	RW
		0: Disable	
3	TLPDER	Tx Low Priority Descriptor Error interrupt.	RW
3	ILPDEK	1: Enable	RW
		0: Disable	
2	TLPDOK	Tx Low Priority Descriptor OK interrupt.	RW
	ILIDOK	1: Enable	IXW
		0: Disable	
1	RER	Rx Error interrupt.	RW
1	KLK	1: Enable	I KW
		0: Disable	
0	ROK	Rx OK interrupt.	RW
	KOK	1: Enable	IXW
		0: Disable	

## 0xBD40\_003E Interrupt Status Register (WLAN\_ISR)

Bit	Bit Name	Description	RW
15	TXFOVW	Tx FIFO Overflow.	RW
14	TimeOut	Time Out.	RW
		This bit is set to 1 when the least 32 bits of the TSFTR register reaches the value of the	
		TimerInt register.	
13	BenInt	Beacon time out Interrupt.	RW
		When set, this bit indicates that the TBTT (Target Beacon Transmission Time) has	
		reached the value set in the Beacon Interrupt Interval Register.	



Bit	Bit Name	Description	RW
12	ATIMInt	ATIM Time Out Interrupt.	RW
		When set, this bit indicates that the ATIM window has reached the value set in the Atim	
		Interrupt Interval Register.	
11	TBDER	Transmit Beacon priority Descriptor Error.	RW
		Indicates that a beacon priority descriptor transmission was aborted due to reception of a	
		beacon frame.	
10	TBDOK	Transmit Beacon priority Descriptor OK.	RW
		Indicates that a beacon priority descriptor exchange sequence has been successfully	
		completed.	
9	THPDER	Transmit High Priority Descriptor Error.	RW
		Indicates that a high priority descriptor transmission was aborted due to an SSRC	
		(Station Short Retry Count) having reached SRL (Short Retry Limit), or an SLRC	
		(Station Long Retry Count) having reached LRL (Long Retry Limit).	
8	THPDOK	Transmit High Priority Descriptor OK.	RW
		Indicates that a high priority descriptor exchange sequence has been successfully	
		completed.	
7	TNPDER	Transmit Normal Priority Descriptor Error.	RW
		Indicates that a normal priority descriptor transmission was aborted due to an SSRC	
		(Station Short Retry Count) having reached SRL (Short Retry Limit), or an SLRC	
		(Station Long Retry Count) having reached LRL (Long Retry Limit).	
6	TNPDOK	Transmit Normal Priority Descriptor OK.	RW
		Indicates that a normal priority descriptor exchange sequence has been successfully	
		completed.	
5	FOVW	Rx FIFO Overflow.	RW
		This bit set to 1 is caused by Receive Descriptor Unavailable (RDU), poor PCI	
		performance, or overloaded PCI traffic.	
4	_RDU	Rx Descriptor Unavailable.	RW
		When set, this bit indicates that the Rx descriptor is currently unavailable.	
3	TLPDER	Transmit Low Priority Descriptor Error.	RW
		Indicates that a low priority descriptor transmission was aborted due to an SSRC	
		(Station Short Retry Count) having reached SRL (Short Retry Limit), or an SLRC	
		(Station Long Retry Count) having reached LRL (Long Retry Limit).	
2	TLPDOK	Transmit Low Priority Descriptor OK.	RW
		Indicates that a low priority descriptor exchange sequence has been successfully	
		completed.	
1	RER	Receive Error.	RW
		Indicates that a packet has a CRC32 or ICV error.	
0	ROK	Receive OK.	RW
		In normal mode, indicates the successful completion of a packet reception.	

0xBD40\_0040 Transmit Configuration Register (WLAN\_TCR)

Bit	Bit Name	Description	RW
31-30		Reserved	
29	NO_PROBE_R SP_TIMESTA MP	Disable tagging a timestamp onto probe response frames.	RW
28		Reserved.	
24	PLCP_LENGT H	HW/SW Physical Layer Convergence Procedure Length Mechanism.  1: Software provides the PLCP length and LENGEXT.  0: Hardware provides the PLCP length and LENGEXT.	RW
23-21	MXDMA2, 1, 0	Max DMA burst size per Tx DMA burst.  This field sets the maximum size of transmit DMA data bursts according to the following:  000: 16 bytes, 001: 32 bytes, 010: 64 bytes, 011: 128 bytes, 100: 256 bytes, 101: 512 bytes, 110: 1024 bytes, 111: 2048 bytes	RW



Bit	Bit Name	Description	RW
20	DISCW	Disable Contention Window Backoff.	RW
		This bit indicates the existence of a backoff procedure during packet	
		transmission.	
		0: Uses IEEE 802.11 random backoff procedure	
		1: No random backoff procedure	
19	ICV	Append ICV (Integrity Check Value).	RW
		This bit indicates the existence of an ICV appended at the end of an encipherment	
		packet.	
		0: ICV appended	
		1: No ICV appended	
18-17	LBK1, LBK0	Loopback Test.	RW
		There are no packets on the TXI+/- and TXQ+/- lines under the Loopback test	
		condition. The loopback function must be independent of the link state.	
		00: Normal operation, 01: MAC Loopback	
		10: Baseband Loopback, 11: Continue TX.	
16	CRC	Append CRC32.	RW
		This bit indicates the existence of a CRC32 appended at the end of a packet.	
		0: A CRC32 is appended	
		1: No CRC32 appended	
15-8	SRL	Short Retry Limit	RW
		RTS Retry Limit. Indicates the maximum retry time for frames of length less than	
		or equal to the RTSThreshold.	
7-0	LRL	Long Retry Limit: Data Packet Retry Limit.	RW
		Indicates the maximum retransmission times for Data or Management frames of	
		length greater than RTSThreshold.	

0xBD40\_0044 Receive Configuration Register (WLAN\_RCR)

Bit	Bit Name	Description	RW	
31	ONLYERLPKT	Early Receiving based on Packet Size.	RW	
		Early Receiving is only performed for packets with a size greater than 1536 bytes.		
30	30 ENCS2 Enable Carrier Sense Detection Method 2.			
29	ENCS1	Enable Carrier Sense Detection Method 1.	RW	
28	ENMARP	Enable MAC Auto-reset PHY.	RW	
27-24		Reserved.		
23	CBSSID	Check BSSID 'To DS' and 'From DS' Match Packet.	RW	
		When set to 1, the RTL8186/RTL8186P will check the Rx data type frame's		
		BSSID 'To DS' and 'From DS' fields, according to NETYPE (bits 3:2, MSR), to		
		determine if it is set to Link ok.		
22	APWRMGT	Accept Power Management packet.	RW	
		This bit determines whether the RTL8186/RTL8186P will accept or reject packets		
		with the power management bit set.		
		0: Reject		
		1: Accept		
21	ADD3	Accept Address 3 match packets.	RW	
		Set this bit to 1 to accept broadcast/multicast data type frames that Address 3		
		match the RTL8186/RTL8186P's MAC address. This bit is valid only when		
		NETYPE (bits 3:2, MSR) is set to Link ok in an Infrastructure network.		
20	AMF	Accept Management Frame.	RW	
		This bit determines whether the RTL8186/RTL8186P will accept or reject a		
		management frame.		
		0: Reject		
		1: Accept		



Bit	Bit Name	Description	RW
19	ACF	Accept Control Frame.	RW
		This bit determines whether the RTL8186/RTL8186P will accept or reject a	
		control frame.	
		0: Reject	
		1: Accept	
18	ADF	Accept Data Frame.	RW
		This bit determines whether the RTL8186/RTL8186P will accept or reject a data	
		frame.	
		0: Reject	
		1: Accept	
17-16		Reserved.	
15-13	RXFTH2, 1, 0	Rx FIFO Threshold.	
		This bit specifies the Rx FIFO Threshold level. When the number of the received	
		data bytes from a packet being received into the Rx FIFO of the	
		RTL8186/RTL8186P has reached the set level (or the FIFO contains a complete	
		packet), the receive PCI bus master function will begin to transfer the data from	
		the FIFO to the host memory. This field sets the threshold level according to the	
		following:	
		000: Reserved, 001: Reserved, 010: 64 bytes, 011: 128 bytes	
		100: 256 bytes, 101: 512 bytes, 110: 1024 bytes,	
		111: No Rx threshold. The RTL8186/RTL8186P begins the transfer of data after	
		receiving a whole packet into the FIFO.	
12	AICV	Accept ICV error packets.	
		This bit determines whether packets with ICV (Integrity Check Value) errors will	
		be accepted or rejected.	
		1: Accept	
		0: Reject	
11		Reserved.	
10-8	MXDMA2, 1, 0	Max. DMA burst size per Rx DMA burst.	
		This field sets the maximum size of the receive DMA data bursts according to the	
		following:	
		000: 16 bytes, 001: 32 bytes, 010: 64 bytes, 011: 128 bytes	
		100: 256 bytes, 101: 512 bytes, 110: 1024 bytes, 111: Unlimited	
7-6		Reserved.	
5	ACRC32	Accept CRC32 error packets.	
		This bit determines whether packets with CRC32 errors will be accepted or	
		rejected.	
		0: Reject	
1		1: Accept	
4	A D	Reserved.	
3	AB	Accept Broadcast packets.	
		This bit determines whether broadcast packets will be accepted or rejected.	
		0: Reject 1: Accept	
2	AM		
2	AM	Accept Multicast packets.	
		This bit determines whether multicast packets will be accepted or rejected.	
		0: Reject 1: Accept	
1	APM	Accept Physical Match packets.	
1	AFIVI		
		This bit determines whether physical match packets will be accepted or rejected.	
		0: Reject	
0	AAP	1: Accept  Accept destination Address Packets	
0	AAr	Accept destination Address Packets.	
		This bit determines whether packets with a destination address will be accepted or	
		rejected.	
		0: Reject	
		1: Accept	



0xBD40\_0050 Command Register (WLAN\_CR)

Bit	Bit Name	Description	$\mathbf{RW}$
7-6	EEM	These 2 bits select the operating mode.	RW
		00: Operating in network/host communication mode.	
		11: Before writing to the WLAN_CONFIG0, 1, 2, and 3 registers, the	
		RTL8186/RTL8186P must be placed in this mode. This prevents accidental changes to	
		the WLAN controller configurations.	
5-0		Reserved.	

0xBD40\_0051 Configuration Register 0 (WLAN\_CONFIG0)

Bit	Bit Name	Description	RW		
7-4		Reserved.			
3	Aux_Status Auxiliary power present Status.  This bit indicates the existence of auxiliary power. The value of this bit is fixed each reset.				
		1: Auxiliary power is present 0: Auxiliary power is absent			
2		Reserved.			
1-0	GL	Geographic Location. These bits indicate the current operational region in which the RTL8186/RTL8186P transmits and receives packets.  11: USA, 10: Europe, 0: Japan	RW		

0xBD40\_0052 Configuration Register 1 (WLAN\_CONFIG1)

	· · · ·				~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	o (	
Bit	Bit Name	Description					RW
7-6	LED	WLAN LED	indicator, which bit	values are defi	ned as:		RW
		LED0-1	00	01	10	11	
		LED0	TX/RX	TX/RX	TX	LINK/ACT	
		LED1	Infrastructure	LINK	RX	Infrastructure	
5-0		Reserved.					

0xBD40\_0053 Configuration Register 2 (WLAN\_CONFIG2)

Bit	Bit Name	Description	RW		
7	LCK	Locked Clocks.	RW		
	Set this bit to 1 to lock the transmit frequency and symbol clocks to the same				
		oscillator.			
6	ANT	Antenna diversity.	RW		
		0: Disable			
		1: Enable			
5-4		Reserved.			
3	DPS	Descriptor Polling State. Test mode.	RW		
		0: Normal working state. This is also the power-on default value			
		1: Test mode			
2	PAPE_sign	Power Amplifier Enable timing.	RW		
		1: The RTL8186/RTL8186P will advance PAPE_time to enable the PAPE pin when			
		transmitting data			
		0: The RTL8186/RTL8186P will delay PAPE_time to enable the PAPE pin when			
		transmitting data			
1-0	PAPE_time	These two bits indicate that the RTL8186/RTL8186P has enabled the PAPE pin (in μs).	RW		



0xBD40 0058	Media Status Register (WLAN_MSR)

Bit	Bit Name	Description	RW
7-4		Reserved.	
3-2	NETTYPE	Network Type and Link Status.	RW
		The values of these bits are written by the driver.	
		10: Infrastructure client, 01: Ad-hoc, 11: Access Point, 00: No link	
1-0		Reserved.	

0xBD40\_0059 Configuration Register 3 (WLAN\_CONFIG3)

Bit	Bit Name	Description	RW	
7	7 Reserved.			
6	6 PARM En Parameter write Enable.		RW	
	_	Setting this bit to 1 and asserting WLAN_CR register bit EEM1 and EEM0 at the same		
		time will enable the WLAN_ANAPARM register to be written via software.		
4-1		Reserved.		
0	FBtBEn	Fast Back to Back Enable.	RW	
		0: Disable		
		1: Enable		

0xBD40\_005A Configuration Register 4 (WLAN\_CONFIG4)

	Somiguration register 4 (WEAR)_C		011220
Bit	Bit Name	Description	RW
7	VCOPDN	VCO Power Down.	RW
		0: Normal working state. This is the power-on default value	
		1: VCO power down mode. Setting this bit enables the VCOPDN pin and turns off the	
		external RF front end power (including VCO) and most of the internal power of the	
		RTL8186/RTL8186P	
6	PWROFF	Power Off.	RW
		0: Normal working state. This is the power-on default value	
		1: Power Off mode. Turn off the external RF front end power (excluding VCO) and	
		most of the internal power of the RTL8186/RTL8186P	
5	PWRMGT	Power Management.	RW
		0: Normal working state. This is the power-on default value	
		1: Power management mode. Sets a Tx packet's power management bit to 1 to include a	
		control type frame	
4-0		Reserved.	

0xBD40\_0070 Beacon Interval Register (WLAN\_BCNITV)

Bit	Bit Name	Description	RW
15-0	BCNITV	Beacon Interval.  The Beacon Interval represents the number of time units (1 TU = 1024μs) between target beacon transmissions (TBTTs). This register is written by the driver after starting a BSS/IBSS or joining an IBSS network.	RW

0xBD40\_0072 ATIM Window Register (WLAN\_ATIMWND)

Bit	Bit Name	Description	RW
15-0	ATIMWND	This register indicates the ATIM Window length in Time Units (TU). It is written by	
		the driver after the NIC joins or creates an ad-hoc network.	

0xBD40\_0074 Beacon Interrupt Interval Register (WLAN\_BINTRITV)

Bit	Bit Name	Description	RW
15-0	BINTRITV	This timer register generates BcnInt (bit 13, ISR) at a set time interval before TBTT to prompt the host to prepare the beacon. The unit of this register is microseconds. It is written by the driver after the NIC joins a network or creates an ad-hoc network.	RW



0xBD40_0076				ATIM Interrupt Interval Register (WLAN_ATIM	TRITV)
	Bit	Bit Name	Description		RW

Bit	Bit Name	Description	RW
15-0	ATIMTRIT	This timer register generates ATIMInt (bit 12, ISR) at a set time interval before the end	RW
	V	of the ATIM window in an ad-hoc network. The unit of this register is microseconds. It	
		is written by the driver after the NIC joins a network or creates an ad-hoc network.	

0xBD40\_0078 PHY Delay Register (WLAN\_PHYDELAY)

Bit	Bit Name	Description	RW
7-3		Reserved.	
2-0	PHYDELAY	Physical layer Delay.	RW
		These three bits represent the delay time in µs between the wireless MAC and RF	
		front end when transmitting data.	

0xBD40\_00A0 Read/Write CAM (WLAN\_CAMRW)

Bit	Bit Name	Description	RW
31	POLLING	Polling bit	RW
30-17		Reserved	
16	WRITE_EN ABLE	Write Enabled	RW
15-7		Reserved	
6-0	CAM_ADD RESS	CAM Address	RW

0xBD40\_00AC CAM Debug Interface (WLAN\_CAMDEBUG)

Bit	Bit Name	Description	RW
31	SEL_TX_C	Select TX/RX CAM Information	RW
	AM_INFO		
30	KEY_FOUN	TX/RX Security Key is Found.	
	D		
29-24	WPA CONFI	TX/RX WPA Config	RW
	G	-	
23-0	CAM_KEY	CAM Key.	RW

0xBD40\_00B0 WPA Config (WLAN\_WPACONFIG)

	22 10_0020		
Bit	Bit Name	Description	RW
31-9		Reserved.	
8	RX_WPA_D	Enable RX Dummy Function.	RW
	UMMY		
7-4		Reserved.	
3	DISABLE_R	Disable RX AES MIC.	RW
	X_AES_MI		
	C		
2	RX_DECRY	Enable RX Decryption.	RW
	PT		
1	TX_ENCRY	Enable Tx Encryption	RW
	PTION		
0	USING_DEF	Force HW Using Default Key.	RW
	AULT_KET		

0xBD40\_00BC Contention Window Config (WLAN\_CWCONFIG)

Bit	Bit Name	Description	RW
7-2		Reserved.	
1	PER_PACKET_	Enable Per-packet Retry Limit.	RW
	RETRY LIMIT		



Bit	Bit Name	Description	RW
0	PER_PACKET_	Enable Per-Packet Contention Window.	RW
	CW		

 $0xBD40\_00BD$ 

Contention Window	' Value (W	LAN_CW	(VALUE)
-------------------	------------	--------	---------

Bit	Bit Name	Description	RW
7-4	CWMAX	Maximum Contention Window.	RW
		$CWMax = 2^{n}-1.$	
3-0	CWMIN	Minimum Contention Window.	RW
		$CWMin = 2^{n}-1.$	

0xBD40\_00BE

### Auto Rate Fallback Control (WLAN\_RATECTRL)

Bit	Bit Name	Description	RW
7	ENABL_RATE_	Enable Auto Rate Fallback	RW
	FALLBACK		
6-2		Reserved	
1-0	FALLBACK_ST	Auto Rate Fallback Step.	
	EP	Auto rate fallback per 2 <sup>n</sup> retry.	

 $0xBD40\_00D8$ 

### Configuration Register 5 (WLAN\_CONFIG5)

Bit	Bit Name	Description	RW
7	TX_FIFI_OK	Built in Self-Test for TX FIFO.	R
		1: OK	
		0: Fail	
6	RX_FIFO_OK	Built in Self-Test for RX FIFO.	R
		1: OK	
		0: Fail	
5-0		Reserved.	·

 $0xBD40\_00D9$ 

### Transmit Priority Polling Register (WLAN\_TPPOLL)

Bit	Bit Name	Description	RW
7	BQ	Beacon Queue Polling.	W
		The RTL8186 will clear this bit automatically after a beacon packet has been	
		transmitted or received.	
		Writing to this bit has no effect	
6	HPQ	High Priority Queue Polling.	W
		Write a 1 to this bit by software to notify the RTL8186 that there is a high priority	
		packet(s) waiting to be transmitted.	
		The RTL8186 will clear this bit automatically after all high priority packets have	
		been transmitted.	
		Writing a 0 to this bit has no effect.	
5	NPQ	Normal Priority Queue Polling.	W
		DPS (bit3, Config 2) set to 0:	
		The RTL8186 will clear this bit automatically after all normal priority packets	
		have been transmitted or received.	
		Writing to this bit has no effect.	
		DPS (bit3, Config 2) set to 1:	
		Write a 1 to this bit via software to notify the RTL8186 that there is a normal	
		priority packet(s) waiting to be transmitted.	
		The RTL8186 will clear this bit automatically after all normal priority packets	
		have been transmitted.	
		Writing a 0 to this bit has no effect.	



Bit	Bit Name	Description	RW
4	LPQ	Low Priority Queue Polling.	W
		Write a 1 to this bit via software to notify the RTL8186 that there is a low priority	
		packet(s) waiting to be transmitted.	
		The RTL8186 will clear this bit automatically after all low priority packets have	
		been transmitted.	
		Writing a 0 to this bit has no effect.	
3	SBQ	Stop High Priority Queue.	
		Write a 1 to this bit via software to notify the RTL8186 to stop the DMA	
		mechanism of the High Priority Queue.	
2	SHPQ	Stop High Priority Queue.	
		Write a 1 to this bit via software to notify the RTL8186 to stop the DMA	
		mechanism of the High Priority Queue.	
1	SNPQ	Stop Normal Priority Queue.	
		Write a 1 to this bit via software to notify the RTL8186 to stop the DMA	
		mechanism of the Normal Priority Queue.	
		This bit is invalid when DPS (bit3, Config 2) is set to 1.	
0	SLPQ	Stop Low Priority Queue.	
		Write a 1 to this bit via software to notify the RTL8186 to stop the DMA	
		mechanism of the Low Priority Queue.	

0xBD40\_00DC Contention Window Register (WLAN\_CWR)

Bit	Bit Name	Description	RW
15-10		Reserved	
9-0	CW	Contention Window.	R
		This register indicates the number of contention windows before transmitting a	
		packet.	

0xBD40\_00DE Retry Count Register (WLAN\_RETRYCTR)

Bit	Bit Name	Description	RW
7-0	RETRYCT	Retry Count.	R
		This register indicates the number of retry counts when a packet transmit is completed.	

0xBD40 00E4 Receive Descriptor Start Address Register (WLAN RDSAR)

Bit	Bit Name	Description	RW
31-0	RDSA	Receive Descriptor Start Address.	RW
		This is a 32-bit address.	

0xBD40 0100 DFS Control Register (DFSCR)

021DD 10_	DIS CONTO REGISER (DIS		
Bit	Bit Name	Description	R/W
7	TSFS	Time Stamp Format select. When this bit is set, the time stamp registers use LSb for	R/W
		recording the CCA status, else the time stamp registers recording the current time	
		while detecting valid pulse.	
		'1': Record CCA status at LSb of time stamp registers	
		'0': Record current time at time stamp registers	
6	CCAEN	CCA filter enable. When this bit is set, the CCA signal will filter the valid pulse	R/W
		during CCA on.	
		'1': Enable CCA filtering	
		'0': Disable CCA filtering	
5	TDS	Time Stamp clock divider select.	R/W
		'1': 5/64 MHz clock selected	
		'0': 5/128 MHz clock selected	



4	TXONE	TX on filter enable. When this bit is set, the DFS detection will stop while TX is on, else disable the TX on filter.  '1': Enable TX ON filtering '0': Disable TX ON filtering	R/W
3	IQCKS	I-Q sample clock phase select. When this bit is set, the IQ sample clock use falling edge of the clock, else the IQ sample clock use rising clock edge.  '1': falling clock edge '0': rising clock edge	R/W
2	IQEN	I-Q power detection mechanism enable. When this bit set, the DFS module use I-Q power detection mechanism to detect radar pulse, else the DFS module use RSSI threshold mechanism.  '1': Enable I-Q power detection.  '0': Enable RSSI threshold detection.	R/W
1	DCCAEN	Delay CCA mechanism enable. When this bit is set, the Delay CCA signal will mask the RSSI input. Else the Delay CCA signal has no effect at all. '1': Enable Delay CCA filtering '0': Disable Delay CCA filtering.	R/W
0	DFSEN	DFS module enable. When the DFS module is enabled, the Time Stamp registers are updated when valid pulse is detected. When the DFS module is disabled, the Time Stamp registers are reset to default state. '1': Enable DFS function '0': Disable DFS function	R/W

0xBD40\_0104 DFS Schmitt trigger Low Threshold Register (DFSSLR)

Bit	Bit Name	Description	R/W
31-7		Reserved	
6-0	LT	Low Threshold value of Schmitt trigger	R/W

0xBD40\_0108 DFS Schmitt trigger High Threshold Register (DFSSHR)

Bit	Bit Name	Description	R/W
31-7		Reserved	
6-0	HT	High Threshold value of Schmitt trigger	R/W

0xBD40\_010C Pulse Duration Low Threshold Register (DFSDLR)

Bit	Bit Name	Description	R/W
31-6		Reserved	
5-0	LT	Low Threshold value of Pulse Duration (unit: 0.2 us)	R/W

0xBD40\_0110 Pulse Duration High Threshold Register (DFSDHR)

	Bit	Bit Name	Description	R/W
ſ	31-6		Reserved	
ſ	5-0	HT	High Threshold value of Pulse Duration (unit: 0.2 us)	R/W

0xBD40\_0114 Pulse Count Register (DFSPCR)

Bit	Bit Name	Description	R/W
31-5		Reserved	
4-0		Valid Pulse Count. While DFS is enabled, the number of valid pulse detected is show at this register. This value also indicates who many time stamp registers are valid. Disable DFS module will reset this register.	R



Dit Dit Name	Description	D/XV
0xBD40_0164		Time Stamp J Register (DFSTSJR)
0xBD40_0160		Time Stamp I Register (DFSTSIR)
0xBD40_015C		Time Stamp H Register (DFSTSHR)
0xBD40_0158		Time Stamp G Register DFSTSGR)
0xBD40_0154		Time Stamp F Register (DFSTSFR)
0xBD40_0150		<b>Time Stamp E Register (DFSTSER)</b>
0xBD40_014C		Time Stamp D Register (DFSTSDR)
0xBD40_0148		Time Stamp C Register (DFSTSCR)
0xBD40_0144		Time Stamp B Register (DFSTSBR)
0xBD40_0140		Time Stamp A Register (DFSTSAR)
0xBD40_013C		Time Stamp 9 Register (DFSTS9R)
0xBD40_0138		Time Stamp 8 Register (DFSTS8R)
0xBD40_0134		Time Stamp 7 Register (DFSTS7R)
0xBD40_0130		Time Stamp 6 Register (DFSTS6R)
0xBD40_012C		Time Stamp 5 Register (DFSTS5R)
0xBD40_0128		Time Stamp 4 Register (DFSTS4R)
0xBD40_0124		Time Stamp 3 Register (DFSTS3R)
0xBD40_0120		Time Stamp 2 Register (DFSTS2R)
0xBD40_011C		Time Stamp 1 Register (DFSTS1R)
0xBD40_0118		Time Stamp 0 Register (DFSTS0R)

Bit	Bit Name	Description	R/W
31-16		Reserved	
15-1	TS	The time stamp of detected valid pulse. This value will reset while DFS module is	R
		disabled.	
0	CCA	When TSFS of DFSCR register is set, this bit is the CCA signal status of the time	R
		that time stamp register is updated. Else this bit indicates the LSb of TS.	

#### 0xBD40\_0168

#### **Current Time Stamp Register (DFSCTSR)**

Bit	Bit Name	Description	R/W
31-16		Reserved	
15-0		Current real-time stamp. The real-time time stamp will reset to 0 while DFS module is disabled.	R

#### **Packet Buffering**

RTL8186 WLAN controller incorporates two independent FIFOs for transferring data to/from the system interface and from/to the network. The FIFOs, providing temporary storage of data freeing the host system from the real-time demands of the network.

The way in which the FIFOs are emptied and filled is controlled by the FIFO threshold values in the Receive Configuration registers. These values determine how full or empty the FIFOs must be before the device requests the bus. Once RTL8186 requests the bus, it will attempt to empty or fill the FIFOs as allowed by the respective MXDMA settings in the Transmit Configuration and Receive Configuration registers.

#### **Transmit Buffer Manager**

The buffer management scheme used on the WLAN controller allows quick, simple and efficient use of the frame buffer memory. The buffer management scheme uses separate buffers and descriptors for packet information. This allows effective transfers of data to the transmit buffer manager by simply transferring the descriptor information to the transmit queue. The Tx Buffer Manager DMAs packet data from system memory and places it in the 4KB transmit FIFO, and pulls data from the FIFO to send to the Tx MAC. Multiple packets may be present in the FIFO, allowing packets to be transmitted with short interframe space. Additionally, once RTL8186 requests the bus, it will attempt to fill the FIFO as allowed by the MXDMA setting.

The Tx Buffer Manager process also supports priority queuing of transmit packets. It handles this by drawing from two separate descriptor lists to fill the internal FIFO. If packets are available in the high priority queues, they will be loaded into the FIFO before those of low priority.



#### **Receive Buffer Manager**

The Rx Buffer Manager uses the same buffer management scheme as used for transmits. The Rx Buffer Manager retrieves packet data from the Rx MAC and places it in the 2KB receive data FIFO, and pulls data from the FIFO for DMA to system memory. The receive FIFO is controlled by the FIFO threshold value in RXFTH. This value determines the number of long words written into the FIFO from the MAC unit before a DMA request for system memory occurs. Once the RTL8186 gets the bus, it will continue to transfer the long words from the FIFO until the data in the FIFO is less than one long word, or has reached the end of the packet, or the max DMA burst size is reached, as set in MXDMA.

### **Transmit & Receive Operation**

The RTL8186 supports descriptor-based buffer management that will significantly lower host CPU utilization. The RTL8186 supports unlimited consecutive transmit descriptors and up to 64 consecutive descriptors for receive. There are four transmission descriptor rings for beacon, high priority packet, normal priority packet and low priority packet respectively. Besides, it includes another descriptor ring for receiving packet. Each transmit descriptor ring may consist of up to infinite 8-double-word consecutive descriptors and the receive descriptor array may consist of up to 64 4-double-word consecutive descriptors. The start address of each descriptor group should be in 256-byte alignment.

#### **Transmit Descriptor**

The following describes what the Tx descriptor may look like, depending on different states in each Tx descriptor.

Tx Descriptor Format (before transmitting, OWN=1, Tx command mode 1)

31	30	29	28	27 26 25 24	23	22 21 20 19	18	17	16	15	14 13	12 1	1 10	9	8	7 6 5	4	3	2	1 (	
О	D	F	L		R		С				RSVI	)		T	PKT	SIZE (	12 bi	ts)			Offset 0
	M	S	S	TXRATE	T	RTSRATE			P	O											
N	A			(4 bits)	S	(4 bits)	S		L	_											
=	_				Е		Е	Е	C	Ē											
1	O				N		N	F	P	N											
	K							R		С											
								A		R Y											
								G		r P											
										Т											
										1											
L							-	1													1
Е				Lengt	h (1	5 bits)							RT	SD	UR (	16 bits	)				Offset 4
N																					
G																					
Е																					
X																					
T						TV	. D.	птт	2121	) A	DDRE	00									Offset 8
						RSVD	_В	UFI	EF	<b>\</b> _ <i>P</i>	DDKE	33		Enc		Lanath	(12	hita)			Offset 12
	RSVD Frame_Length (12 bits)  NEXT_TX_DESCRIPTOR_ADDRESS								Offset 16												
E	ΔТ	E I	FΔ	LL R	4	AGC (	_		CN		RETRY				hite)	CWN	ΙΔΥ	C	VN/	IIN	Offset 20
					N	AGC (	, 01	13)			IXL I IX		11411	1 (0	ons)	(4 b			bit		O113Ct 20
		1 bi			Γ											(10	113)	(¬	011	,	
	(	. 01	)		Е																
					N																
					V																
				1 1	4																
										VD											Offset 24
									RS	VD											Offset 28

Offset#	Bit#	Symbol	Description
---------	------	--------	-------------



Offset#	Bit#	Symbol	Description										
0	31	OWN	data relative to this do indicates that the desc	Ownership.  When set, this bit indicates that the descriptor is owned by the NIC, and the data relative to this descriptor is ready to be transmitted. When cleared, it indicates that the descriptor is owned by the host system. The NIC clears this bit when the relative buffer data is transmitted. In this case, OWN=1.									
0	30	DMA OK	DMA OK. Set by the driver, rese corresponding bit is so and issues an interrupt										
0	29	FS	First Segment Descrip When set, this bit indi	First Segment Descriptor.  When set, this bit indicates that this is the first descriptor of a Tx packet, and that this descriptor is pointing to the first segment of the packet.									
0	28	LS	Last Segment Descript When set, indicates that	Last Segment Descriptor.  When set, indicates that this is the last descriptor of a Tx packet, and this descriptor is pointing to the last segment of the packet.									
0	27:24	TXRATE	Tx Rate. These four bits indicar	te the current	t frame's tran	smission rate							
				Bit 27	Bit 26	Bit 25	Bit 24						
			1 Mbps	0	0	0	0						
			2Mbps	0	0	0	1						
			5.5Mbps	0	0	1	0						
			11Mbps	0	0	1	1						
			6Mbps	0	1	0	0						
			9Mbps	0	1	0	1						
			12Mbps	0	1	1	0						
i			18Mbps	0	1	1	1						
İ			24Mbps	1	0	0	0						
İ			36Mbps	1	0	0	1						
İ			48Mbps	1	0	1	0						
İ			54Mbps	1	0	1	1						
			Reserved	ombinations	mbinations								
0	23	RTSEN RTSRATE	RTS Enable. Set to 1 indicates that an RTS/CTS handshake shall be performed at the beginning of any frame exchange sequence where the frame is of type Data Management, the frame has an unicast address in the Address1 field, and the length of the frame is greater than RTSThreshold.  RTS Rate. These four bits indicate the RTS frame's transmission rate before transmitt the current frame and will be ignored if the RTSEN bit is set to 0.										
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Bit 22	Bit 21	Bit 20	Bit 19						
İ			1Mbps	0	0	0	0						
1			2Mbps	0	0	0	1						
			5.5Mbps	0	0	1	0						
			11Mbps	0	0	1	1						
	1	1	6Mbps	0	1	0	0						
							( )						
			•		1	+	1						
			9Mbps	0	1 1	0	1						
			9Mbps 12Mbps	0	-	0	1 0						
			9Mbps 12Mbps 18Mbps	0	1	0 1 1	1 0 1						
			9Mbps 12Mbps 18Mbps 24Mbps	0	1 1 0	0 1 1 0	1						
			9Mbps 12Mbps 18Mbps 24Mbps 36Mbps	0	1 1 0 0	0 1 1 0 0	1 0 1 0						
			9Mbps 12Mbps 18Mbps 24Mbps	0	1 1 0	0 1 1 0	1 0 1						



Offset#	Bit#	Symbol	Description
0	18	CTSEN	CTS Enable. Both RTSEN and CTSEN set to 1 indicates that the CTS-to-self protection mechanism will be used.
0	17	MOREFRAG	More Fragment. This bit is set to 1 in all data type frames that have another fragment of the current packet to follow.
0	16	SPLCP	Short Physical Layer Convergence Protocol format.  When set, this bit indicates that a short PLCP preamble will be added to the header before transmitting the frame.
0	15	NO_ENCRYP T	No Encryption. This packet will be sent out without encryption even if Tx encryption is enabled.
0	14:12	RSVD	Reserved.
0	11:0	TPKTSIZE	Transmit Packet Size. This field indicates the number of bytes required to transmit the frame.
4	31	LENGEXT	Length Extension. This bit is used to supplement the Length field (bits 30:16, offset 4). This bit will be ignored if the TXRATE is set to 1Mbps, 2Mbps, or 5.5Mbps.
4	30:16	Length	PLCP Length: The PLCP length field indicates the number of microseconds required to transmit the frame.
4	15:0	RTSDUR	RTS Duration: These bits indicate the RTS frame's duration field before transmitting the current frame and will be ignored if the RTSEN bit is set to 0.
8	31:0	TxBuff	32-bit Transmit Buffer Address.
12	31:28	RSVD	Reserved.
12	15:12	RSVD	Reserved.
12	11:0	Frame_Length	Transmit Frame Length. This field indicates the length in the Tx buffer, in bytes, to be transmitted.
16	31:0	NTDA	32-bit Address of the Next Transmit Descriptor.
20	31:28	RATE_FALL BACK LIMIT	Data Rate Auto Fallback Limit.
20	27:25	RSVD	Reserved.
20	24	ANTENNA	Tx Antenna.
20	23:16	AGC	Tx AGC.
20	15:8	RETRY_LIMI T	Retry Count Limit.
20	7:4	CWMAX	Maximum Contention Window.
20	3:0	CWMIN	Minimum Contention Window.
24	31:0	RSVD	Reserved.
28	31:0	RSVD	Reserved.

# Tx Status Descriptor (after transmitting, OWN=0, Tx status mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	
О	D	F	L												U	Т															Offset 0
W	M	S	S				RS	VD	(1	1 b	its)	)			D	О			RT	S R	С				Pa	cke	t R	C			
N	Α														R	K			(7	bits	)				(	8 b	its)				
=																															
0	$\bar{o}$																														
	K																														
															RS	VD	)														Offset 4
												ΤX	_B	UF	FEF	R_ <i>P</i>	DI	ORE	ESS												Offset 8



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							R	RSV	/D	$\overline{(20)}$	bi (	ts)										Fra	ım	e_L	eng	gth	$\overline{(12)}$	bit	s)			Offset 12
									N	IΕΣ	KT_	<u>T</u> 2	<b>【</b> _]	DE	SC	RIP	ГО	R	AD	DR	ES	S										Offset 16
															RS	SVE	)															Offset 20
															RS	SVE	)															Offset 24
															RS	SVI	)															Offset 28

Offset#	Bit#	Symbol	Description
0	31	OWN	Ownership. When set, this bit indicates that the descriptor is owned by the NIC. When clear, it indicates that the descriptor is owned by the host system. The NIC clears this bit when the related buffer data has been transmitted. In this case, OWN=0.
0	30	DMA_OK	DMA Okay.
0	29	FS	First Segment Descriptor.  When set, this bit indicates that this is the first descriptor of a Tx packet, and that this descriptor is pointing to the first segment of the packet.
0	28	LS	Last Segment Descriptor.  When set, this bit indicates that this is the last descriptor of a Tx packet, and that this descriptor is pointing to the last segment of the packet.
0	27:17	RSVD	Reserved.
0	16	UDR	FIFO under run during transmission of this packet.
0	15	TOK	Transmit (Tx) OK. Indicates that a packet exchange sequence has completed successfully.
0	14:8	RTS RC	RTS Retry Count. The RTS RC's initial value is 0. It indicates the number of retries of RTS.
0	7:0	Packet RC	Packet Retry Count. The RC's initial value is 0. It indicates the number of retries before a packet was transmitted properly.
4	31:0	RSVD	Reserved.
8	31:0	TxBuff	32-bit Transmit Buffer Address.
12	31:12	RSVD	Reserved.
12	11:0	Frame_Length	Transmit Frame Length. This field indicates the length in the Tx buffer, in bytes, to be transmitted.
16	31:0	NTDA	32-bit Address of Next Transmit Descriptor.
20	31:0	RSVD	Reserved.
24	31:0	RSVD	Reserved.
28	31:0	RSVD	Reserved.

# Receive

This section describes what an Rx descriptor could look like, depending on different states in each Rx descriptor. An Rx buffer pointed to by one of the Rx descriptors should be at least 4 bytes.

# Rx Command Descriptor (OWN=1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ο	Ε																														Offset 0
W	O							R	SV	D (	(17)	bit	s)									B	uffe	er_S	Size	(1)	2 bi	its)			
N	R																														
1																															
													R	SV	D	(32	bi	ts)		1											Offset 4



RX_BUFFER_ADDRESS	Offset 8
RSVD	Offset 12

Offset#	Bit#	Symbol	Description
0	31	OWN	Ownership.
			When set, this bit indicates that the descriptor is owned by the RTL8186, and
			is ready to receive a packet. The OWN bit is set by the driver after having
			pre-allocated a buffer at initialization, or the host has released the buffer to the
			driver. In this case, OWN=1.
0	30	EOR	End of Rx Descriptor Ring.
			This bit set to 1 indicates that this descriptor is the last descriptor of the Rx
			descriptor ring. Once the RTL8186 internal receive descriptor pointer reaches
			here, it will return to the first descriptor of the Rx descriptor ring after this
			descriptor is used by packet reception.
0	29:12	RSVD	Reserved.
0	11:0	Buffer_Size	Buffer Size.
			This field indicates the receive buffer size in bytes.
4	31:0	RSVD	Reserved.
8	31:0	RxBuff	32-bit Receive Buffer Address.
12	31:0	RSVD	Reserved.

**Rx Status Descriptor (OWN=0)** 

			P	_	$\sim$	• •	- 1	υ,																							
31	30	29	28	27	26	25	24	23 22	21 2	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
О	Е	F	L	D	F	S	R				R	M	P	В	R	P	C	Ι													Offset 0
W	О	S	S	M	O	P	S	RXF	RATE	Ε	S	A	Α	Α	Е	W	R	$\mathbf{C}$			Fra	me	L	eng	th	(12	bit	s)			011000
N	R			Α	V	L	V	(41	oits)		V	R	M	R	S	R	C	V					_	Ū		`					
=				F	F	$\mathbf{C}$	D	`			D					M	3														
0						P										G	2														
																Т															
						W	D		AGO	C (	8 b	its)	)		Α																Offset 4
	RSV	VD	(61	bits	)	Α	Е			`					N			F	RSS	Ί						SC	)				011500 1
					,	K	C								T				bit						(	8 bi					
						Е	R								Е																
						U	Y								N																
						P	P								N																
							Т								Α																
							Е																								
	maren.														Offset 8																
													7	ΓSF	TF	ī															
													-	131	11.	ı															Offset 12

Offset#	Bit#	Symbol	Description
0	31	OWN	Ownership.
			When set, this bit indicates that the descriptor is owned by the RTL8186.
			When cleared, it indicates that the descriptor is owned by the host system. The
			RTL8186 clears this bit when the NIC has filled this Rx buffer with a packet
			or part of a packet. In this case, OWN=0.
0	30	EOR	End Of Rx Descriptor Ring.
			This bit set to 1 indicates that this descriptor is the last descriptor of the Rx
			descriptor ring. Once the RTL8186 internal receive descriptor pointer reaches
			here, it will return to the first descriptor of the Rx descriptor ring after this
			descriptor is used by packet reception.
0	29	FS	First Segment Descriptor.
			When set, this bit indicates that this is the first descriptor of a received packet,
			and that this descriptor is pointing to the first segment of the packet.



Offset#	Bit#	Symbol	Desc	ription												
0	28	LS		Segment Descrip	tor.											
				n set, this bit indi		s is the last d	escriptor of a	received nad	eket.							
				his descriptor is p					7							
0	27	DMAF		DMA Fail.	٠٠٠ ق	6	r									
				n set, it indicates	this packet is	wrong in Di	MA, and it sh	ould be disca	arded							
			by dr		P		,									
0	26	FOVF		Overflow.												
				n set, this bit indi	cates that the	receive FIF	) was exhaus	sted before th	is							
				et was fully recei		111		501510 til	~							
0	25	SPLCP		t Physical Layer (		Protocol for	mat.									
		51261		n set, this bit indi				added to the								
				ent received frame		201 рі										
0	24	RSVD	Rese													
0	23:20	RXRATE	Rx R													
	23.20	Tananz		e four bits indicat	te the current	frame's rece	iving rate.									
			11100	• Tour one mare	Bit 23	Bit 22	Bit 21	Bit 20								
				1Mbps	0	0	0	0								
				2Mbps	0	0	0	1								
			-	5.5Mbps	0	0	1	0								
			11Mbps 0 0 1 1													
			11Mbps 0 0 1 1 0 6Mbps 0 1 0 0													
			6Mbps 0 1 0 0													
			9Mbps 0 1 0 1													
				12Mbps	0	1	1	0								
				18Mbps	0	l	1	1								
				24Mbps	1	0	0	0								
				36Mbps	1	0	0	1								
				48Mbps	1	0	1	0								
				54Mbps	1	0	1	1								
			<u> </u>	Reserved		All other co	ombinations									
0	19	RSVD	Rese													
0	18	MAR		icast Address Pac												
		B		n set, this bit indi		nulticast pack	tet was receiv	ved.								
0	17	PAM		ical Address Mate		1	11 0:11	· n ·								
				n set, this bit indi			adress of thi	is Kx packet								
		2.5		hes the value in the		registers.										
0	16	BAR		dcast Address Re		1		1.0.0	1							
				n set, this bit indi			ket was recei	ved. BAR an	d							
	1.7	DEC		R will not be set s	ımuitaneousl	у.										
0	15	RES		ive Error.												
	1.4	DUIDAGE		if DMAF=0	. 5											
0	14	PWRMGT		ive Power Manag				41								
				n set, this bit indi	cates that the	rower Mana	igement bit i	s set on the								
	12	CD C22		ved packet.												
0	13	CRC32		32 Error.		TDC22 - 1		an 4h	ا ا							
				n set, this bit indi												
	10	1011		et. A CRC32 pack		zervea only w	nen KCK_A	CKC32 IS Set								
0	12	ICV		rity Check Value		ICM 1	1	. 41	1							
				n set, this bit indi					1							
	11.0	E 1 11		et. A ICV packet												
0	11:0	Frame_Length		n OWN=0 and LS		indicates the	received pac	eket length								
4	21.27	D CL ID		ding CRC32, in b	oytes.											
4	31:27	RSVD	Rese		• .	1 1 .										
4	26	WAKEUP		received packet is												
4	25	DECRYPTED		received packet h												
4	24	ANTENNA		received packet is		ough this ant	enna.									
4	23:16	AGC	The A	AGC of the receive	ved packet.											



Offset#	Bit#	Symbol	Description
4	15:8	RSSI	Received Signal Strength Indicator.
			The RSSI is a measure of the RF energy received by the PHY.
4	7:0	SQ	Signal Quality.  The SQ is a measure of the quality of BAKER code lock, providing an effective measure during the full reception of a PLCP preamble and header.
8	31:0	TSFTL	A snapshot of the TSFTR's least significant 32 bits. Valid only when LS is set.
12	31:0	TSFTH	A snapshot of the TSFTR's most significant 32 bits. Valid only when LS is set.

# 17. Thermal Characteristics

Storage and Operating Range:

Parameter	Maximum	Minimum	Units
Storage Temperature	-55	+150	°C
Ambient Operating Temperature	0	+70	°C

### **■** Characteristics:

In this section, we present the thermal characteristic for TFBGA & QFP packages mounted on 4/6-layer PCB using the Finite Element Modeling (FEM) method. The PCB size is  $160 \times 100/80 \times 50$  mm. The junction-to-ambient thermal resistance is utilized to evaluate thermal performance for this package and then to predict the power dissipation capability by given ambient and maximum junction temperatures.

### ■ Terminology:

# The major thermal dissipation paths can be illustrated as following


 $T_I$ : the maximum junction temperature;

 $T_A$ : the ambient or environment temperature;

 $T_C$ : the maximum compound surface temperature;

 $T_B$ : the maximum surface temperature of PCB bottom;

P: total input power






2. QFP Junction to ambient thermal resistance,  $\theta_{JA}$ , defined as:

$$\theta_{JA} = \frac{T_J - T_A}{P}$$
;

(1)



Thermal Dissipation of QFP package

### **■** Result Summaries:

	0 m/s	1 m/s	2 m/s	3 m/s
Theta JA, 4L PCB	33	28.6	27.7	27.1
Theta JA, 6L PCB	38.2	29.4	28	27.3
Psi JT, 4L PCB	5	5.9	6.5	6.6
Psi JT, 6L PCB	5.2	6.1	6.7	6.9

Thermal Performance of QFP208 under air flow conditions

PKG type	PCB	Theta JA	Psi JT	Power	Ta	Tj	Тс
QFP208	4L PCB	33	5	1.78	25	83.7	74.84
QFP208	6L PCB	38.2	5.2	1.78	25	93	83.74

	0 m/s	1 m/s	2 m/s	3 m/s
Theta JA, 4L PCB	30.4	27.9	26.7	26
Theta JA, 6L PCB	27.7	24.3	22.7	21.8
Psi JT, 4L PCB	2	2.4	2.6	3
Psi JT, 6L PCB	1.9	2.3	2.4	2.8

Thermal Performance of TFBGA292 under air flow conditions

PKG type	PCB	Theta JA	Psi JT	Power	Ta	Tj	Tc
TFBGA292	4L PCB	30.4	2	1.78	25	79.1	75.55
TFBGA292	6L PCB	27.7	1.9	1.78	25	74.3	70.92



### 18. DC Characteristics

### **Absolute Maximum Ratings**

**WARNING**: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Table . Electrical Characteristics/Ratings

Parameter	Min	Max	Units
Vcc Supply Referenced to	-0.5	+4.0	V
GND			
Digital Input Voltage	-0.5	VDD	V
DC Output Voltage	-0.5	VDD	V

**Operating Range** 

Parameter	Min	Typical	Max	Units
3.3 Vcc Supply Voltage Range	3.15	3.3	3.45	V
1.8 Vcc Supply Voltage Range	1.7	1.8	1.9	V

**Power Dissipation** 

Parameter	SYM	Typical	Units
Power Supply Current for	Icc	170	mA
Digital and analog 3.3V			
Power Supply Current for	Icc	380	mA
Digital 1.8			

### **SDRAM Bus DC Parameters**

#### **Table . SDRAM Bus DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$V_{ m IH}$	Input-high voltage	LVTTL	2.0			V	1
$V_{ m IL}$	Input-low voltage	LVTTL			0.8	V	2
$V_{OH}$	Output-high voltage		2.4			V	3
$V_{OL}$	Output-low voltage				0.4	V	3
$ m I_{IL}$	Input-leakage current	$V_{IN} = 3.3 \text{V or } 0$	-10	±1	10	μΑ	
$I_{OZ}$	Tri-state		-10	±1	10	μA	
	Output-leakage current					,	
$R_{\mathrm{PU}}$	Input Pull-up			75		ΚΩ	4
	resistance						
$R_{\mathrm{PD}}$	Input Pull-down			75		ΚΩ	4
	resistance						

Note 1:  $V_{IH \text{ overshot:}} V_{IH \text{ (MAX)}=} V_{DDH} + 2V \text{ for a pulse width} \leq 3 \text{ ns, and the pulse width cannot be greater than one third of the cycle rate.}$ 

### **Flash Bus DC Parameters**

**Table . Flash Bus DC Parameters** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$V_{\mathrm{IH}}$	Input-high voltage	LVTTL	2.0			V	1
$V_{\rm IL}$	Input-low voltage	LVTTL			0.8	V	2
$V_{\mathrm{OH}}$	Output-high voltage		2.4			V	3
$V_{ m OL}$	Output-low voltage				0.4	V	3
$I_{\rm IL}$	Input-leakage current	$V_{IN} = 3.3 \text{V or } 0$	-10	±1	10	μA	

*Note 2:*  $V_{IL}$  *undershot:*  $V_{IL}$  (MIN)=-2V *for a pulse width*  $\leq 3ns$  *cannot be exceeded.* 

Note 3: The output current buffer is 16mA for SDRAM clock, address, and data bus.

Note 4: These values are typical values checked in the manufacturing process and are not tested.



$I_{OZ}$	Tri-state Output-leakage current	-10	±1	10	μΑ	
$R_{ m PU}$	Input Pull-up resistance		75		ΚΩ	4
$R_{PD}$	Input Pull-down resistance		75		ΚΩ	4

Note 1: VIH overshot: VIH (MAX)=VDDH + 2V for a pulse width  $\leq 3ns$  cannot be exceeded.

*Note 2:*  $V_{IL}$  *undershot:*  $V_{IL}$  *(MIN)=-2V for a pulse width*  $\leq 3ns$  *cannot be exceeded.* 

Note 3: The output current buffer is 16 mA for the flash address and data bus; and is 8mA for Flash control signals.

Note 4: These values are typical values checked in the manufacturing process and are not tested.

### **PCI DC Parameters**

### **Table . PCI DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$ m V_{IH}$	Input-high voltage	LVTTL	2.0			V	3
$V_{ m IL}$	Input-low voltage	LVTTL			0.8	V	3
$V_{OH}$	Output-high voltage		2.4			V	1, 3
$V_{OL}$	Output-low voltage				0.4	V	1, 3
${ m I}_{ m IL}$	Input-leakage current	$V_{IN} = 3.3 V \text{ or } 0$	-10	±1	10	μΑ	2, 3
$I_{OZ}$	Tri-state		-10	±1	10	μA	2, 3
	Output-leakage					,	
	current						
$R_{ m PU}$	Input Pull-up			75		ΚΩ	2, 3
	resistance						
$R_{PD}$	Input Pull-down			75		ΚΩ	2, 3
	resistance						

Note 1: The output current buffer is: 8mA for the PCI clock, and 4mA for other PCI related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

Note 3: For additional information, see the PCI Local Bus Specification, Revision 2.2.

### **UART DC Parameters**

### **Table . UART DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$V_{ m IH}$	Input-high voltage	LVTTL	2.0			V	
$V_{ m IL}$	Input-low voltage	LVTTL			0.8	V	
$V_{OH}$	Output-high voltage		2.4			V	1
$V_{ m OL}$	Output-low voltage				0.4	V	1
$I_{\mathrm{IL}}$	Input-leakage current	$V_{IN} = 3.3 V \text{ or } 0$	-10	±1	10	μΑ	2
$R_{\mathrm{PU}}$	Input Pull-up			75		ΚΩ	2
	resistance						
$R_{PD}$	Input Pull-down			75		ΚΩ	2
	resistance						

Note 1: The output current buffer is 4mA for UART related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.



### **GPIO DC Parameters**

#### **Table . GPIO DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$ m V_{IH}$	Input-high voltage	LVTTL	2.0			V	
$V_{ m IL}$	Input-low voltage	LVTTL			0.8	V	
$V_{OH}$	Output-high voltage		2.4			V	1
$V_{ m OL}$	Output-low voltage				0.4	V	1
$ m I_{IL}$	Input-leakage current		-10	±1	10	μΑ	2
$R_{PD}$	Input Pull-down			75		ΚΩ	2
	resistance						

Note 1: The output current buffer is 4mA for GPIO related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### **JTAG DC Parameters**

### **Table . JTAG DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$ m V_{IH}$	Input-high voltage	LVTTL	2.0			V	
$ m V_{IL}$	Input-low voltage	LVTTL			0.8	V	
$V_{\mathrm{OH}}$	Output-high voltage	$ I_{OH}  = 2 \sim 16 \text{mA}$	2.4			V	1
$V_{ m OL}$	Output-low voltage	$ I_{OL}  = 2 \sim 16 \text{mA}$			0.4	V	1
$I_{ m IL}$	Input-leakage current		-10	±1	10	μΑ	2
$R_{PD}$	Input Pull-down			75		ΚΩ	2
	resistance						

Note 1: The output current buffer is 4mA for JTAG related signals.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### **MII DC Parameters**

#### **Table . MII Bus DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$ m V_{IH}$	Input-high voltage	LVTTL	2.0			V	
$ m V_{IL}$	Input-low voltage	LVTTL			0.8	V	
$V_{OH}$	Output-high voltage		2.4			V	1
$V_{ m OL}$	Output-low voltage				0.4	V	1
$I_{ m IL}$	Input-leakage current	$V_{IN} = 3.3 \text{V or } 0$	-10	±1	10	μΑ	2
$I_{OZ}$	Tri-state Output-leakage current		-10	±1	10	μΑ	2
$R_{ m PU}$	Input Pull-up resistance			75		ΚΩ	2
$R_{PD}$	Input Pull-down resistance			75		ΚΩ	2

Note 1: The output current buffer is 4mA for MII related signals and 8mA for MDC clock.

Note 2: These values are typical values checked in the manufacturing process and are not tested.

### **Reset DC Parameters**

### **Table . Reset DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$V_{\mathrm{IH}}$	Input-High Voltage	LVTTL	2.0			V	
$V_{IL}$	Input-Low Voltage	LVTTL			0.8	V	

### **LED DC Parameters**

#### **Table . LED DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
$V_{\mathrm{OHED}}$	Output-High Voltage		2.4			V	1
$V_{OLLED}$	Output-Low Voltage				0.4	V	1

Note: The output current buffer for LED signals is 8mA.



# 19. AC Characteristics

# **SDRAM Clock Timing**

**Table . SDRAM Clock Timing** 

Symbol	Parameter		50~140MHz		Units	Notes
		Min. (140Mhz)	Typ. (130Mhz)	Max. (50Mhz)		
$T_{PERIOD\_SDRAMCLK}$	Clock period for SDRAM clock	7.14	7.7	20	ns	
$T_{CLKHIGH}$	SDRAM clock high time	3.57	3.57`	3.57	ns	
$T_{CLKLOW}$	SDRAM clock low time	3.57	3.57	3.57	ns	
$T_{ m RISE/FALL}$	Rising and falling time requirements for SDRAM clock			2	ns	
T <sub>RISE/FALL_OUTPUT</sub>	Propagation delay for output rising and falling		N.A.		ns	




Figure . SDRAM Clock Specifications-1




Figure . SDRAM Clock Specifications-2



# **PCI Clock Timing**

**Table . PCI Clock Timing** 

Symbol	Parameter	3	3MHz		Units	Notes
		Min.	Typ.	Max.		
T <sub>PERIOD PCICLK</sub>	Clock period for PCI clock		30		ns	
$T_{CLKHIGH}$	PCI clock high time		15		ns	
$T_{CLKLOW}$	PCI clock low time		15		ns	
T <sub>RISE/FALL</sub>	Rise and fall time requirements for PCI clock			2	ns	
T <sub>RISE/FALL_OUTPUT</sub>	Propagation delay for output rising and falling		N.A.		ns	




Figure . PCI Clock Specifications-1




Figure . PCI Clock Specifications-2

# **MII Clock Timing**

**Table . MII Clock Timing** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
T <sub>PERIOD100Mbit</sub>	Clock period for Tx and Rx		25	25		
	Ethernet clocks					
T <sub>PERIOD10Mbit</sub>	Clock period for Tx and Rx		2.5	2.5	MHz	
	Ethernet clocks					
$T_{DUTY}$	Duty cycle for Tx and Rx	35	50	65	%	
	Ethernet clocks					
T <sub>RISE/FALL</sub>	Rise and fall time requirement			2	ns	
	for Tx and Rx Ethernet clocks					
T <sub>RISE/FALL_OUTPUT</sub>	Propagation delay for output		N.A.		ns	
_	rising and falling					






Figure . MII Clock Specifications-1




Figure . MII Clock Specifications-2

# **SDRAM Bus Timing**

**Table . SDRAM Output Timing** 

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
T <sub>CLK2OUT</sub>	Rising edge of clock-to-signal output. Outputs include this timing are D[31: 0], CS0#, CS1#,RAS#, CAS#, LDQM, UDQM, WE# (during a write operation).			3	ns	1
T <sub>HOLDOUT</sub>	Signal output hold time after the rising edge of the clock. Outputs included in this timing are D[31: 0] (during a write operation).	1			ns	1

Note 1: Timing was tested with 75-pF capacitor to ground.




Figure . SDRAM Output Timing



**Table . SDRAM Access Control Timing** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$T_{REFRESH}$	Auto-refresh timing.	Controll	ed by Reg. 0xBD	01_1000	μs	
		(MCR)				
$T_{RCD}$	The time interval between	Controll	ed by Reg. 0xBD	01_1008	ns	
	RAS# active and CAS# active.	(MTCR	1)			
$T_{RP}$	The time interval between	Controll	ed by Reg. 0xBD	ns		
	pre-charge and the next active.	(MTCR	1)			
$T_{RAS}$	The time interval between	Controll	ed by Reg. 0xBD	01_1008	ns	
	active and pre-charge.	(MTCR	1)			
$T_{RC}$	The time interval between	Controll	ed by Reg. 0xBD	01_1008	ns	1
	active and the next active.	(MTCR	1)			
$T_{RFC}$	The time interval between	Controll	ed by Reg. 0xBD	01_1008	ns	
	auto-refresh and active.	(MTCR	1)			
T <sub>CAS LATENCY</sub>	The data output delay after The	Controll	ed by Reg. 0xBD	01_1000	ns	
_	CAS# active.	(MCR)				

*Note 1: TRC=TRAS + TRP.* 




Figure . SDRAM Access Control Timing

# **Flash Bus Timing**

**Table . Flash Access Timing Values** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$T_{CS}$	The timing interval between	Control	ed by Reg.	0xBD01_1004	ns	
	F_CS0#(or F_CS1#) and WE#	(MTCR	0)			
$T_{WP}$	The timing interval for WE# to	Control	led by Reg.	0xBD01_1004	ns	
	pulled low (RAS# for read	(MTCR	0)			
	operation).					






Figure . Flash Access Timing



### **PCI Bus Timing**

**Table . PCI Bus Signal Timing** 

Symbol	Parameter		33MHz		Units	Notes
		Min.	Тур.	Max.		
T <sub>CLK2OUTB</sub>	Clock to output for all bused signals. This is the PAD[0:31], BE[0:3]#, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, INTA#, PAR	2		7	ns	1, 2, 5, 7, 8
T <sub>CLK2OUT</sub>	Clock to output for all point-to-point signals. This is the GNT[0:1]#, REQ[0:1]# only	2		7	ns	1, 2, 5, 7, 8
$T_{SETUPB}$	Input setup time for all bused signals. This is the PAD[0:31], BE[0:3]#, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, INTAB, PAR	6			ns	4, 6, 7, 8
$T_{SETUP}$	Input setup time for all point-to-point signals. This is the GNT[0:1]#, REQ[0:1]# only	10			ns	4, 7, 8
$T_{HOLD}$	Input hold time from clock	1			ns	4, 7, 8
$T_{RST ext{-}OFF}$	Reset active-to-output float delay			40	ns	5, 6, 7, 8

- Note 1: See the timing measurement conditions.
- Note 2: Parts compliant to 3.3V signal environment.
- Note 3: REQ# and GNT# are point-to-point signal and have different output valid delay and input setup time than do bused signal.
- Note 4: RST# is asserted and de-asserted asynchronously with respect to PCICLK.
- Note 5: All PCI outputs must be asynchronously driven to a tri-state when RST# is active.
- Note 6: Setup time applies only when the device is not driving the pin. The device cannot drive and receive signals at the same time.
- Note 7: Timing was tested with a 70-pF capacitor to ground.
- Note 8: For additional information, see the PCI LOCAL BUS Specification, Revision 2.2.




Figure . PCI Output Timing-1






Figure . PCI Input Timing-2

# **MII Interface Timing**

**Table. Mll Output Timing Values** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$T_1$	Clock rising edge to output delay for			12	ns	
	TXD[3:0] and TXEN					
	(for RTL8186 MII MAC mode)					
$T_1$	TXD[3:0] and TXEN setup time prior	17			ns	
	to rising edge of TXCLK					
	(for RTL8186 MII PHY mode)					
$T_2$	TXD[3:0] and TXEN setup time prior	21			ns	
	to rising edge of TXCLK					
	(for RTL8186 MII PHY mode)					




Figure . MII Output Timing

**Table . MII Input Timing Values** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$T_3$	RXD[3:0] and RXDV setup time prior	10			ns	
	to rising edge of RXCLK					
$T_4$	RXD[3:0] and RXDV hold time after	10			ns	
	the rising edge of RXCLK					

CONFIDENTIAL 124 PRELIMINARY v0.97






Figure . MII Input Timing

# **JTAG Interface Timing**

**Table . Boundary-Scan Interface Timing Values** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$T_{BSCL}$	JTAG clock low time	50			ns	1
$T_{BSCH}$	JTAG clock high time	50			ns	1
$T_{BSIS}$	TDI, TMS setup time to rising edge of TCK	10			ns	
$T_{BSIH}$	TDI, TMS hold time from rising edge of TCK	10			ns	
$T_{BSOH}$	TDO hold time after falling edge of TCK	1.5			ns	
$T_{BSOD}$	TDO output from falling edge of TCK			40	ns	
$T_{BSR}$	JTAG reset period	30			ns	
$T_{BSRS}$	TMS setup time to rising edge of JTAG reset	10			ns	
$T_{BSRH}$	TMS hold time from rising edge of JTAG reset	10			ns	

Note: JTAG clock TCK may be stopped indefinitely in either the low or high phase.




Figure. Boundary-Scan General Timing






Figure. Boundary-Scan Reset Timing



# 20. Design and Layout Guide

In order to achieve maximum performance using the RTL8186/RTL8186P, good design attention is required throughout the design and layout process. The following are some recommendations on how to implement a high performance system.

#### **General Guidelines**

- Provide a good power source, minimizing noise from switching power supply circuits (<50mV).</li>
- Keep power and ground noise levels below 50mV.
- Use bulk capacitors  $(4.7\mu\text{F}-10\mu\text{F})$  between the power and ground planes.
- Use 0.1µF de-coupling capacitors to reduce high-frequency noise on the power and ground planes.
- Keep de-coupling capacitors as close as possible to the RTL8186/RTL8186P chip.

#### **Differential Signal Layout Guidelines**

- Keep differential pairs as close as possible and route both traces as identically as possible.
- Avoid vias and layer changes if possible.
- Keep transmit and receive pairs away from each other. Run orthogonally or separate by a ground plane.

#### **Clock Circuit**

- If possible, surround the clock by ground trace to minimize high-frequency emissions.
- Keep the crystal or oscillator as close to the RTL8186/RTL8186P as possible.

#### **Power Plane**

- Divide the power plane into 1.8V digital, 3.3V analog, and 3.3V digital.
- Use 0.1 µF decoupling capacitors and bulk capacitors between each power plane and the ground plane.

#### **Ground Plane**

- Keep the system ground region as one continuous, unbroken plane that extends from the primary side of the transformer
  to the rest of the board.
- Place a moat (gap) between the system ground and chassis ground.

#### **RF** Interface

 As the RF interface is complex and power noise sensitive, we strongly recommend customers to hard copy the RF design from Realtek.


#### **Memory Interface**

- Keep the SDRAM as close as possible to the RTL8186/RTL8186P. The FLASH timing is slower than SDRAM so place
  the SDRAM closer than FLASH if space considerations prevent placing both components equally close to the
  RTL8186/RTL8186P.
- Where two banks of SDRAM are used, the memory clock trace should have the same length.

### 21. Mechanical Dimensions

Package Outline for 208 LQFP (28\*28\*1.4mm)





# Notes for 208 LQFP

Symbol	Dimens	sion in	inch	Dimension		in mm
	Min	Тур	Max	Min	Тур	Max
А	0.136	0.144	0.152	3.45	3.65	3.85
A1	0.004	0.010	0.036	0.10	0.25	0.91
A2	0.119	0.128	0.136	3.02	3.24	3.46
b	0.004	0.008	0.012	0.10	0.20	0.30
С	0.002	0.006	0.010	0.04	0.15	0.26
D	1.093	1.102	1.112	27.75	28.00	28.25
E	1.093	1.102	1.112	27.75	28.00	28.25
e	0.012	0.020	0.031	0.30	0.50	0.80
HD	1.169	1.205	1.240	29.70	30.60	31.50
HE	1.169	1.205	1.240	29.70	30.60	31.50
L	0.010	0.020	0.030	0.25	0.50	0.75
L1	0.041	0.051	0.061	1.05	1.30	1.55
у	-	-	0.004	-	-	0.10
θ	0°	-	12°	0°	-	12°


Notes:


- 1.Dimension D & E do not include interlead flash.
- 2.Dimension b does not include dambar protrusion/intrusion.
- 3. Controlling dimension: Millimeter
- 4.General appearance spec. should be based on final visual inspection spec.


TITLE: 208L QFP (28x28 mm*2) FOOTPRINT 2.6mm						
PACKAGE OUTLINE DRAWING						
LEADFRAME	LEADFRAME MATERIAL:					
APPROVE		DOC. NO.				
		VERSION				
		PAGE				
CHECK		DWG NO.				
		DATE				
REALTEK SEMICONDUCTOR CORP.						




# Package Outline for TFBGA 292 BALL (17\*17 mm)









### Notes for TFBGA 292 BALL

Symbol	Dimens	sion ir	n mm	Dimension in i		
	Min	Nom	Max	Min	Nom	Max
A			1.30			0.051
A1	0.25	0.30	0.35	0.010	0.012	0.014
A2	0.84	0.89	0.94	0.033	0.035	0.037
С	0.32	0.36	0.40	013	0.014	0.016
D	16.90	17.00	17.10	0.665	0.669	0.673
E	16.90	17.00	17.10	0.665	0.669	0.673
D1		15.20			0.598	
E1		15.20			0.598	
е		0.80			0.031	
b	0.35	0.40	0.45	0.014	0.016	0.018
aaa		0.10		0.004		
bbb		0.10		0.004		

### Notes:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 4. THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
- 5. REFERENCE DOCUMENT: JEDEC MO-205.
- 6. THE PATTERN OF PIN 1 FIDUCIAL IS FOR REFERENCE ONLY.

TITLE : 292LD	TFBGA ( 17x17mm) PACKAGE OUTLINE
SUBSTRATE	MATERIAL: BT RESIN



CCC	0.12	0.005
ddd	0.15	0.006
eee	0.08	0.003
MD/ME	20/20	20/20


APPR.	DWG NO.				
ENG.	Rev NO				
QM.	PRODUCT CODE				
CHK.	DAT				
DWG.	SHT I				
REALTEK SEMICONDUCTOR CORP.					

# 20. Ordering Information

Part Number	Package	Status
RTL8186	208-pin PQFP	MP
RTL8186-LF	208-pin PQFP Lead(Pb)-Free	MP
RTL8186P	292-pin TFBGA	MP
RTL8186P-LF	292-pin TFBGA Lead(Pb)-Free	MP

# 21. Package Identification

Lead(Pb)-free package is indicated by an "L" in the location marked "T" in the following figures.







# Realtek Semiconductor Corp. Headquarters

No. 2, Industry East Road IX, Science-based Industrial Park, Hsinchu, 300, Taiwan, R.O.C. Tel: 886-3-5780211 Fax: 886-3-5776047 www.realtek.com.tw