Skip to content

TSEC-BE-Project-2022-2023/project

Repository files navigation

CircuitVerse: Finite Automata to Digital Circuit Synthesizer

Table of Contents

Project

Finite State Machines are fundamental concepts in Automata Theory and Digital Logic Design. These FSMs can be converted into a circuit. In academia, these are called Moore and Mealy machines. These project aims to introduce an FSM editor in the simulator, generate state transition logic and generate the circuit. We ideally would like to build upon an existing open-source FSM editor. This is an open-ended project and can be extended to demonstrate other concepts like DFA, NFA, PDA and Turing Machines.

Presentations