NGSPICE Simulation of CMOS Circuits

Wuqiong Zhao*

June 2, 2023

SPICE simulation of CMOS Circuits using open-source NGSPICE.

Contents

1.	Environments
2.	Sources 2.1. FreePDK45 2.2. Inverter 2.3. NAND2 2.4. AND2
Α.	Links
В.	Source Code 3 B.1. Inverter 3 B.2. NAND2 4 B.3. AND2 6
1.	Environments
2.	Sources
2. 1	I. FreePDK45
2.2	2. Inverter
,	The schematic diagram of the CMOS inverter is shown in Figure 1.
2.3	3. NAND2
2.4	I. AND2
Α.	Links

• Website: spice.tvj.one

GitHub: Teddy-van-Jerry/ngspice-cmos

^{*} This is the course project of Fundamentals of VLSI Design, Southeast University, 2023 Spring.

The author is with the National Mobile Communications Research Laboratory, Southeast University, Nanjing 211189, China. (E-Mail: me@wqzhao.org)

A. Links




Figure 1: CMOS inverter schematic.




Figure 2: Response of the inverter.




Figure 3: Response of the NAND2 gate.




Figure 4: Response of the AND2 gate.

B. Source Code

B. Source Code

B. Source Code

B.1. Inverter

Listing 1: inv.inc

```
* ------
  * Circuit : CMOS Inverter
  * Description: 1 PMOS + 1 NMOS
3
  * Author
            : Wuqiong Zhao (me@wqzhao.org)
5
  * Date
           : 2023-06-02
: MIT
6
  * License
  * -----
8
  .subckt INV gnd i o vdd
10
   * src gate drain body type
11
  M1 vdd i o vdd PMOS_VTL W=360nm L=45nm
M2 gnd i o gnd NMOS_VTL W=225nm L=45nm
12
13
14
  .ends INV
  .subckt NOT gnd i o vdd
16
17
   * src gate drain body type
  M1 vdd i o vdd PMOS_VTL W=360nm L=45nm
18
   M2 gnd i o
19
                 gnd NMOS_VTL W=225nm L=45nm
20
  .ends NOT
```

Listing 2: inv.cir

```
* ------
  * Circuit : CMOS Inverter with 1 PMOS + 1 NMOS
  * Description: tr = tf when C_L = 0.024pF
3
            : Wuqiong Zhao (me@wqzhao.org)
5
  * Author
  * Date
6
  *
8
10
  * https://github.com/cornell-ece5745/ece5745-tut10-spice/blob/master/sim/inv-sim.sp
11
12
  .title CMOS Inverter
13
14
  * Parameters and Model
16
  .param VDD='1.0V'
17
  .temp 27
18
  .inc ./FreePDK45/ff.inc
19
20
  * Supply Voltage Source
21
22
23
  Vdd vdd gnd VDD
24
  * Inverter
25
26
  .inc ./inv.inc
27
28 XInv gnd in out vdd INV
29
  * Load Capacitor
30
32
  CL out gnd 24fF
33
  * Input Signals
35
  Vin in gnd PWL
36
37
  + (
     0.0ns 0V
38
39
     0.9ns 0V
    1.1ns VDD
40 +
    1.9ns VDD
41 +
  + 2.1ns 0V
```

B. Source Code B.2. NAND2

```
+ 3.0ns 0V
43
44
   + )
45
   * Analysis
46
47
   .ic V(out)=VDD
48
    .tran 0.005ns 3ns
49
51
    .control
52
      * >>>> plot >>>>>
53
      set xgridwidth = 2
54
      set xbrushwidth = 3
      * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",
56

→ "svgstroke-width", "svggrid-width",
      set svg_intopts = (1024 256 16 0 1 2 0)
      * "svgbackground", "svgfont-family", "svgfont"
58
59
      setcs svg_stropts = ( white Arial Arial )
      set hcopydevtype = svg
60
                      = black
= blue
      set color1
61
62
      set color2
      set color3
                         = red
63
64
      hardcopy fig/plot_inv_t.svg
65
      + out in
66
      + title 'CMOS Inverter'
67
     + xlabel 't'
+ ylabel 'Voltage'
68
69
70
      + ylimit 0 1
71
      ^{\star} for MS Windows, using Edge
72
      if $oscompiled = 1 | $oscompiled = 8
73
        shell Start fig/plot_inv_t.svg
74
75
      else
76
       if $oscompiled = 7
           * macOS (using Safari, no need to install X11)
77
78
           shell open -a safari fig/plot_inv_t.svg &
79
           * for CYGWIN, Linux, using feh and X11
80
81
           shell feh --magick-timeout 1 fig/plot_inv_t.svg &
        end
82
83
      end
     * <<<<< plot <<<<<
84
    .endc
85
86
   * Measurement
87
88
   .measure tran tr     trig V(out) val='VDD*0.1' rise=1 targ V(out) val='VDD*0.9' rise=1
.measure tran tf     trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1
.measure tran tpdr trig V(in) val='VDD/2' fall=1 targ V(out) val='VDD/2' rise=1
90
91
   .measure tran tpdf trig V(in) val='VDD/2'
                                                         rise=1 targ V(out) val='VDD/2'
   .measure tran tpd param='(tpdr+tpdf)/2'
93
94
95
   . end
```

B.2. NAND2

Listing 3: nand2.inc

B. Source Code B.2. NAND2

```
        Mp1 vdd
        i1
        o
        vdd
        PMOS_VTL
        W=360nm
        L=45nm

        Mp2 vdd
        i2
        o
        vdd
        PMOS_VTL
        W=360nm
        L=45nm

        Mn1 t1
        i1
        o
        gnd
        NMOS_VTL
        W=450nm
        L=45nm

12
13
14
        Mn2 gnd i2
                                             gnd NMOS_VTL W=450nm L=45nm
                                † 1
15
16
      .ends NAND2
17
      .subckt NAND gnd i1 i2 o vdd
18
19
         * src gate drain body type
       Mp1 vdd i1 o vdd PMOS_VTL W=360nm L=45nm
20
21
        Mp2 vdd i2 o
                                             vdd PMOS_VTL W=360nm L=45nm
       Mn1 t1 i1 o gnd NMOS_VTL W=450nm L=45nm Mn2 gnd i2 t1 gnd NMOS_VTL W=450nm L=45nm
22
23
     .ends NAND
```

Listing 4: nand2.cir

```
* -----
  * Circuit : CMOS NAND2 Gate
2
  \star Description: 2 PMOS + 2 NMOS
3
  * Author : Wuqiong Zhao (me@wqzhao.org)
* Date : 2023-06-01
* License : MIT
5
8
  * -----
  .title CMOS NAND2
10
11
12
  * Parameters and Model
13
  .param VDD='1.0V'
  .temp 27
15
  .inc ./FreePDK45/ff.inc
16
  * Supply Voltage Source
18
19
  Vdd vdd gnd VDD
20
21
22
  * NAND2
23
24 XNAND2 gnd in1 in2 out vdd NAND2
   .inc ./nand2.inc
26
  * Load Capacitor
27
28
  CL out gnd 24fF
29
  * Input Signals
31
32
33 Vin1 in1 gnd PWL
  + (
34
     0.0ns 0V
35
  + 0.9ns 0V
36
  + 1.1ns VDD
37
38
      3.0ns VDD
  + )
39
40
41
  Vin2 in2 gnd PWL
42
  + (
43 + 0.0ns 0V
     0.9ns 0V
     1.1ns VDD
45
  + 1.9ns VDD
46
47
      2.1ns 0V
      3.0ns 0V
48
  + )
49
50
  * Analysis
51
  .ic V(out)=VDD
53
  .tran 0.005ns 3ns
54
56 .control
```

B. Source Code B.3. AND2

```
57
     run
58
      * >>>> plot >>>>>
      set xgridwidth = 2
59
      set xbrushwidth = 3
60
      * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",
61

→ "svgstroke-width", "svggrid-width",
      set svg_intopts = ( 1024 256 16 0 1 2 0 )
62
63
      * "svgbackground", "svgfont-family", "svgfont"
      setcs svg_stropts = ( white Arial Arial )
64
65
      set hcopydevtype = svg
                    = black
= red
      set color1
66
      set color2
67
      set color3
                       = blue
68
      set color4
69
                       = green
70
      hardcopy fig/plot_nand2_t.svg
71
72
      + in1 out in2
      + title 'CMOS NAND2'
73
     + xlabel 't'
74
     + ylabel 'Voltage'
75
76
      + ylimit 0 1
77
      \ensuremath{^{*}} for MS Windows, using Edge
78
      if $oscompiled = 1 | $oscompiled = 8
79
       shell Start fig/plot_nand2_t.svg
80
81
      else
82
       if $oscompiled = 7
           * macOS (using Safari, no need to install X11)
83
84
          shell open -a safari fig/plot_nand2_t.svg &
85
          * for CYGWIN, Linux, using feh and X11
86
          shell feh --magick-timeout 1 fig/plot_nand2_t.svg &
88
        end
89
      end
90
      * <<<<< plot <<<<
91
    .endc
92
   * Measurement
93
94
    .measure tran tr    trig V(out) val='VDD*0.1' rise=1 targ V(out) val='VDD*0.9' rise=1
    .measure tran tf trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1
96
   .measure tran tpdr trig V(in2) val='VDD/2' fall=1 targ V(out) val='VDD/2'
    .measure tran tpdf trig V(in1) val='VDD/2'
98
                                                  rise=1 targ V(out) val='VDD/2'
   .measure tran tpd param='(tpdr+tpdf)/2'
99
100
101
    . end
```

B.3. AND2

Listing 5: and2.inc

```
* ------
  * Circuit : CMOS AND2 Gate
  * Description: NMOS2 + Inverter (3 PMOS + 3 NMOS)
3
  * Author
           : Wuqiong Zhao (me@wqzhao.org)
5
         : 2023-06-02
  * Date
6
  * License
           : MIT
  * -----
8
9
  .subckt AND2 gnd i1 i2 o vdd
   XNAND gnd i1 i2 o1 vdd NAND2
11
   XInv gnd o1 o vdd INV
12
13
  .ends AND2
14
15
  .subckt AND gnd i1 i2 o vdd
  XNAND gnd i1 i2 o1 vdd NAND2
16
   XInv gnd o1
17
               o vdd INV
  .ends AND
```

B. Source Code B.3. AND2

```
20 .inc ./nand2.inc
21 .inc ./inv.inc
```

Listing 6: and2.cir

```
* -----
  * Circuit : CMOS AND2 Gate
2
  * Description: NMOS2 + Inverter (3 PMOS + 3 NMOS)
3
  * Author
              : Wuqiong Zhao (me@wqzhao.org)
5
  * Date
            : 2023-06-02
: MIT
  * License
  * -----
8
  .title CMOS AND2
10
11
12
  * Parameters and Model
13
14
   .param VDD='1.0V'
15
  .temp 27
  .inc ./FreePDK45/ff.inc
16
17
  * Supply Voltage Source
18
19
20
  Vdd vdd gnd VDD
21
  * AND2
22
23
24 XAND2 gnd in1 in2 out vdd AND2
  .inc ./and2.inc
26
27 * Load Capacitor
28
  CL out gnd 24fF
29
30
  * Input Signals
31
32
33
  Vin1 in1 gnd PWL
  + (
34
      0.0ns 0V
35
36
      0.9ns 0V
     1.1ns VDD
37
38
  + 3.0ns VDD
39
40
41
  Vin2 in2 gnd PWL
  + (
42
      0.0ns 0V
43
44
      0.9ns 0V
      1.1ns VDD
45
     1.9ns VDD
46
     2.1ns 0V
47
  +
      3.0ns 0V
48
49
  + )
50
  * Analysis
51
52
  .ic V(out)=0
53
54
  .tran 0.005ns 3ns
55
  .control
56
57
    * >>>> plot >>>>>
58
    set xgridwidth = 2
59
    set xbrushwidth = 3
    * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",
61
     set svg_intopts = ( 1024 256 16 0 1 2 0 )
* "svgbackground", "svgfont-family", "svgfont"
62
63
    setcs svg_stropts = ( white Arial Arial )
    set hcopydevtype = svg
65
  set color1 = black
66
```

B. Source Code B.3. AND2

```
set color2 = red
67
68
       set color3
                            = blue
                       = b_.
= green
       set color4
69
70
71
       hardcopy fig/plot_and2_t.svg
       + in1 out in2
72
       + title 'CMOS AND2'
73
       + xlabel 't'
+ ylabel 'Voltage'
75
       + ylimit 0 1
76
77
       * for MS Windows, using Edge
78
       if sompiled = 1 \mid sompiled = 8
79
        shell Start fig/plot_and2_t.svg
80
81
       else
         if $oscompiled = 7
            * macOS (using Safari, no need to install X11)
83
            shell open -a safari fig/plot_and2_t.svg &
84
85
            * for CYGWIN, Linux, using feh and X11
86
87
            shell feh --magick-timeout 1 fig/plot_and2_t.svg &
         end
88
89
       end
      * <<<<< plot <<<<
    .endc
91
93
    * Measurement
94
    .measure tran tr trig V(out) val='VDD*0.1' rise=1 targ V(out) val='VDD*0.9' rise=1
.measure tran tf trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1
.measure tran tpdr trig V(in1) val='VDD/2' rise=1 targ V(out) val='VDD/2' rise=1
96
97
    .measure tran tpdf trig V(in2) val='VDD/2'
                                                            fall=1 targ V(out) val='VDD/2' fall=1
    .measure tran tpd param='(tpdr+tpdf)/2'
99
100
    .end
```