NGSPICE Simulation of CMOS Circuits

Wuqiong Zhao*

June 2, 2023

SPICE simulation of CMOS Circuits using open-source NGSPICE.

Contents

1.	Environments	1
2.	Sources 2.1. FreePDK45 2.2. Inverter 2.3. NAND2 2.4. AND2 2.5. AND8 2.5.1. Symmetrical Design	1 3 3
Α.	Links	3
В.	Source Code B.1. Inverter B.2. NAND2 B.3. AND2	
1.	Environments	
2.	Sources	
2. 1	I. FreePDK45	
2.2	2. Inverter	

The schematic diagram of the CMOS inverter is shown in Figure 1.

2. Sources 2.2. Inverter




Figure 1: CMOS inverter schematic.




Figure 2: Response of the inverter.




Figure 3: Response of the NAND2 gate.




Figure 4: Response of the AND2 gate.

B. Source Code 2.3. NAND2

2.3. NAND2

2.4. AND2

2.5. AND8

2.5.1. Symmetrical Design

A. Links

• GitHub: Teddy-van-Jerry/ngspice-cmos

• Website: spice.tvj.one

B. Source Code

B.1. Inverter

Listing 1: inv.inc

```
* ------
   * Circuit : CMOS Inverter
2
  * Description: 1 PMOS + 1 NMOS
  * Author
             : Wuqiong Zhao (me@wqzhao.org)
5
              : 2023-06-02
   * License : MIT
  * -----
   .subckt INV gnd i o vdd
10
    * src gate drain body type
M1 vdd i o vdd PMOS_VTL W=360nm L=45nm
M2 gnd i o gnd NMOS_VTL W=225nm L=45nm
11
12
13
   .ends INV
15
16
   .subckt NOT gnd i o vdd
    * src gate drain body type
17
    M1 vdd i o vdd PMOS_VTL W=360nm L=45nm
M2 gnd i o gnd NMOS_VTL W=225nm L=45nm
18
19
  .ends NOT
20
```

Listing 2: inv.cir

```
* ------
  * Circuit : CMOS Inverter with 1 PMOS + 1 NMOS
3
  * Description: tr = tf when C_L = 0.024pF
  * Author
           : Wuqiong Zhao (me@wqzhao.org)
          : 2023-06-01
: MIT
  * Date
6
  * License
  * ------
9
  * Reference:
10
  * https://github.com/cornell-ece5745/ece5745-tut10-spice/blob/master/sim/inv-sim.sp
11
12
  .title CMOS Inverter
13
14
  * Parameters and Model
15
16
  .param VDD='1.0V'
17
  .temp 27
```

^{*} This is the course project of Fundamentals of VLSI Design, Southeast University, 2023 Spring.

The author is with the National Mobile Communications Research Laboratory, Southeast University, Nanjing 211189, China.

(E-Mail: me@wqzhao.org)

B. Source Code B.1. Inverter

```
.inc ./FreePDK45/ff.inc
19
20
   * Supply Voltage Source
21
22
23
   Vdd vdd gnd VDD
24
   * Inverter
25
26
   .inc ./inv.inc
27
28 XInv gnd in out vdd INV
29
   * Load Capacitor
30
31
   CL out gnd 24fF
32
33
   * Input Signals
35
36
   Vin in gnd PWL
37
   + (
      0.0ns 0V
38
39
      0.9ns 0V
      1.1ns VDD
40
      1.9ns VDD
41
42
       2.1ns 0V
      3.0ns 0V
43
   + )
44
45
   * Analysis
46
47
   .ic V(out)=VDD
48
   .tran 0.005ns 3ns
49
51
   .control
52
     run
     * >>>> plot >>>>>
53
     set xgridwidth = 2
54
55
     set xbrushwidth = 3
     * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",
56

→ "svgstroke-width", "svggrid-width",
     set svg_intopts = ( 1024 256 16 0 1 2 0 )
     * "svgbackground", "svgfont-family", "svgfont"
58
59
     setcs svg_stropts = ( white Arial Arial )
     set hcopydevtype = svg
60
                    = black
     set color1
61
62
     set color2
                     = blue
     set color3
                      = red
63
64
     hardcopy fig/plot_inv_t.svg
     + out in
66
     + title 'CMOS Inverter'
67
     + xlabel 't'
68
     + ylabel 'Voltage'
69
70
     + ylimit 0 1
71
     \ensuremath{^{*}} for MS Windows, using Edge
72
73
     if $oscompiled = 1 | $oscompiled = 8
      shell Start fig/plot_inv_t.svg
74
75
     else
      if $oscompiled = 7
76
          * macOS (using Safari, no need to install X11)
77
78
         shell open -a safari fig/plot_inv_t.svg &
79
         * for CYGWIN, Linux, using feh and X11
80
81
         shell feh --magick-timeout 1 fig/plot_inv_t.svg &
82
       end
83
     end
     * <<<<< plot <<<<
85
   .endc
86
   * Measurement
87
88
   .measure tran tr trig V(out) val='VDD*0.1' rise=1 targ V(out) val='VDD*0.9' rise=1
   .measure tran tf trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1
```

B. Source Code B.2. NAND2

```
measure tran tpdr trig V(in) val='VDD/2' fall=1 targ V(out) val='VDD/2' rise=1
measure tran tpdf trig V(in) val='VDD/2' rise=1 targ V(out) val='VDD/2' fall=1
measure tran tpd param='(tpdr+tpdf)/2'

end
.end
```

B.2. NAND2

Listing 3: nand2.inc

```
* ------
2
  * Circuit : CMOS NAND2 Gate
3
  * Description: 2 PMOS + 2 NMOS
  * Author
             : Wuqiong Zhao (me@wqzhao.org)
  * Date : 2023-06-01 
* License : MIT
6
  * ------
9
10
   .subckt NAND2 gnd i1 i2 o vdd
    * src gate drain body type
11
                    vdd PMOS_VTL W=360nm L=45nm
vdd PMOS_VTL W=360nm L=45nm
    Mp1 vdd i1 o
12
13
    Mp2 vdd i2
               0
                     gnd NMOS_VTL W=450nm L=45nm
14
    Mn1 t1
            i1
                0
                     gnd NMOS_VTL W=450nm L=45nm
               t1
    Mn2 gnd i2
15
16
   .ends NAND2
17
18
   .subckt NAND gnd i1 i2 o vdd
       src gate drain body type
19
    Mp1 vdd i1 o vdd PMOS_VTL W=360nm L=45nm
20
21
    Mp2 vdd i2 o
                     vdd PMOS_VTL W=360nm L=45nm
    Mn1 t1
            i1
               0
                     gnd NMOS_VTL W=450nm L=45nm
22
    Mn2 gnd i2
               t1
                     gnd NMOS_VTL W=450nm L=45nm
23
  .ends NAND
```

Listing 4: nand2.cir

```
* -----
  * Circuit : CMOS NAND2 Gate
2
  * Description: 2 PMOS + 2 NMOS
            : Wuqiong Zhao (me@wqzhao.org)
  * Author
5
  * Date
            : 2023-06-01
  * License : MIT
  * -----
8
  .title CMOS NAND2
10
11
12
  * Parameters and Model
13
  .param VDD='1.0V'
  .temp 27
15
  .inc ./FreePDK45/ff.inc
16
17
  * Supply Voltage Source
18
19
  Vdd vdd gnd VDD
20
21
  * NAND2
22
23
24
  XNAND2 gnd in1 in2 out vdd NAND2
  .inc ./nand2.inc
26
  * Load Capacitor
27
28
  CL out gnd 24fF
29
31
  * Input Signals
32
```

B. Source Code B.2. NAND2

```
Vin1 in1 gnd PWL
 33
 34
                   0.0ns 0V
 35
                   0.9ns 0V
 36
                  1.1ns VDD
 37
 38
                 3.0ns VDD
        + )
 39
 40
         Vin2 in2 gnd PWL
 41
 42
                   0.0ns 0V
 43
                   0.9ns 0V
 44
 45
                 1.1ns VDD
                  1.9ns VDD
 46
                 2.1ns 0V
 47
                3.0ns 0V
         + )
 49
 50
        * Analysis
 51
 52
 53
          .ic V(out)=VDD
         .tran 0.005ns 3ns
 54
 55
 56
          .control
 57
            run
 58
             * >>>> plot >>>>>
 59
             set xgridwidth = 2
             set xbrushwidth = 3
 60
              * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",

→ "svgstroke-width", "svggrid-width",
              set svg_intopts = ( 1024 256 16 0 1 2 0 )
* "svgbackground", "svgfont-family", "svgfont"
 62
              setcs svg_stropts = ( white Arial Arial )
 64
 65
              set hcopydevtype = svg
                                               = black
              set color1
 66
             set color2
 67
                                                      = red
 68
              set color3
                                                      = blue
 69
             set color4
                                                      = green
 70
 71
             hardcopy fig/plot_nand2_t.svg
             + in1 out in2
 72
             + title 'CMOS NAND2'
 73
             + xlabel 't'
 74
             + ylabel 'Voltage'
 75
 76
             + ylimit 0 1
 77
              \ensuremath{^{*}} for MS Windows, using Edge
 78
              if $oscompiled = 1 | $oscompiled = 8
 79
                  shell Start fig/plot_nand2_t.svg
 80
 81
              else
                 if $oscompiled = 7
                        * macOS (using Safari, no need to install X11)
 83
 84
                        shell open -a safari fig/plot_nand2_t.svg &
 85
                         * for CYGWIN, Linux, using feh and X11
 86
 87
                        shell feh --magick-timeout 1 fig/plot_nand2_t.svg &
                   end
 88
 89
              end
             * <<<<< plot <<<<<
 90
         .endc
 91
 92
         * Measurement
 93
 94
         .measure tran tr trig \ V(out) \ val='VDD*0.1' \ rise=1 \ targ \ V(out) \ val='VDD*0.9' \ rise=1 \ targ \ val='VD
          measure tran tf trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1 measure tran tpdr trig V(in2) val='VDD/2' fall=1 targ V(out) val='VDD/2' rise=1
         .measure tran tf
 96
        .measure tran tpdf trig V(in1) val='VDD/2'
                                                                                                                        rise=1 targ V(out) val='VDD/2'
         .measure tran tpd param='(tpdr+tpdf)/2'
 99
100
101
         .end
```

B. Source Code B.3. AND2

B.3. AND2

Listing 5: and2.inc

```
* -----
  * Circuit : CMOS AND2 Gate
2
  * Description: NMOS2 + Inverter (3 PMOS + 3 NMOS)
  * Author
  * Author : Wuqiong Zhao (me@wqzhao.org)
* Date : 2023-06-02
* License : MIT
5
  * -----
8
  .subckt AND2 gnd i1 i2 o vdd
10
  XNAND gnd i1 i2 o1 vdd NAND2
11
   XInv gnd o1 o vdd INV
12
  .ends AND2
13
  .subckt AND gnd i1 i2 o vdd
15
   XNAND gnd i1 i2 o1 vdd NAND2
16
  XInv gnd o1
                o vdd INV
17
  .ends AND
18
19
.inc ./nand2.inc
  .inc ./inv.inc
```

Listing 6: and2.cir

```
* -----
  * Circuit : CMOS AND2 Gate
  * Description: NMOS2 + Inverter (3 PMOS + 3 NMOS)
3
  * Author : Wuqiong Zhao (me@wqzhao.org)
* Date : 2023-06-02
* License : MIT
5
6
  * ------
8
  .title CMOS AND2
10
11
  * Parameters and Model
12
13
  .param VDD='1.0V'
14
15
  .temp 27
  .inc ./FreePDK45/ff.inc
16
17
18
  * Supply Voltage Source
19
20 Vdd vdd gnd VDD
21
  * AND2
22
  XAND2 gnd in1 in2 out vdd AND2
24
25
   .inc ./and2.inc
26
  * Load Capacitor
27
28
  CL out gnd 24fF
29
30
  * Input Signals
31
32
33
  Vin1 in1 gnd PWL
      0.0ns 0V
35
36
      0.9ns 0V
      1.1ns VDD
37
      3.0ns VDD
38
39 + )
40
41 Vin2 in2 gnd PWL
43 + 0.0ns 0V
```

B. Source Code B.3. AND2

```
+ 0.9ns 0V
44
       1.1ns VDD
45
      1.9ns VDD
46
      2.1ns 0V
47
48
        3.0ns 0V
   + )
49
50
51
   * Analysis
52
   .ic V(out)=0
   .tran 0.005ns 3ns
54
55
   .control
57
     run
      * >>>> plot >>>>>
58
     set xgridwidth = 2
     set xbrushwidth = 3
60
      * "svgwidth", "svgheight", "svgfont-size", "svgfont-width", "svguse-color",
61

→ "svgstroke-width", "svggrid-width",
     set svg_intopts = ( 1024 256 16 0 1 2 0 )
* "svgbackground", "svgfont-family", "svgfont"
62
63
      setcs svg_stropts = ( white Arial Arial )
64
65
      set hcopydevtype = svg
                   = black
= red
      set color1
     set color2
67
68
      set color3
                       = blue
69
      set color4
                       = green
70
71
     hardcopy fig/plot_and2_t.svg
     + in1 out in2
72
     + title 'CMOS AND2'
73
      + xlabel 't'
     + ylabel 'Voltage'
75
      + ylimit 0 1
76
77
      \ensuremath{^*} for MS Windows, using Edge
78
79
     if $oscompiled = 1 | $oscompiled = 8
80
      shell Start fig/plot_and2_t.svg
81
      else
82
       if $oscompiled = 7
          * macOS (using Safari, no need to install X11)
83
84
          shell open -a safari fig/plot_and2_t.svg &
85
          * for CYGWIN, Linux, using feh and X11
86
87
          shell feh --magick-timeout 1 fig/plot_and2_t.svg &
        end
88
89
     end
     * <<<<< plot <<<<
    .endc
91
92
   * Measurement
93
94
    .measure tran tr trig V(out) val='VDD*0.1' rise=1 targ V(out) val='VDD*0.9' rise=1
95
   .measure tran tf trig V(out) val='VDD*0.9' fall=1 targ V(out) val='VDD*0.1' fall=1
96
   .measure tran tpdr trig V(in1) val='VDD/2' rise=1 targ V(out) val='VDD/2'
97
                                                                                     rise=1
    .measure tran tpdf trig V(in2) val='VDD/2'
                                                   fall=1 targ V(out) val='VDD/2'
   .measure tran tpd param='(tpdr+tpdf)/2'
99
100
   .end
```