POSSESION OF MOBILES IN EXAM IS UFM PRACTICE.

Name	Enrollment No

Jaypee Institute of Information Technology, Noida

T-2 Examination, EVEN 2023 **B. Tech IV Semester**

Course Title: Digital Systems Course Code: 18B11EC213

Maximum Time: 1 Hr Maximum Marks: 20

CO1: Familiarize with the fundamentals of number system, Boolean algebra and Boolean function minimization techniques.

CO2: Analyze and design combinational circuit using logic gates.

CO3: Analyze state diagram and design sequential logic circuits using flip flops.

CO4: Understand the classification of signals and systems and learn basic signal operations and Fourier analysis.

CO5: Understand various steps involved in digitization and transmission of signal.

Note: Attempt all questions. All questions are compulsory.

Q. 1 Convert D flip flop in to JK flip flop.


[CO3, 4]

Q. 2 Design a 2-bit magnitude comparator using 1-bit magnitude comparator.

[CO2, 4]

[CO3, 4]

Q. 3 Design the clocked sequential circuit using JK flip flop whose state diagram is shown below:



Q. 4 Design a MOD-5 counter to count the random sequence 0, 1 3, 7, 6. Design should be circulatory to ensure that if we end in any unwanted state, the next clock pulse will reset the counter to zero. [CO3,4]Implement the circuit using T-flip flop.

Q. 5 Design a 4-bit bidirectional shift register with parallel load such that its mode control is as [CO3, 4]given below. (using 4 x 1 MUX)


Mode C	Register		
S1	S0	Operation	
0	0	Parallel load	
0	1	No change	
1	0	Shift right	
1	1	Shift left	

Solohon Tz.

Ques 1 Convert D Jup Jop into JK Flip Plop.

Solon 1 Desired Flip Flop

J K Q (L)	Q(t+1)	\mathbb{D}	
000	0	0	
001	1	1	
010	0	O	<u> </u>
0 1 1	\mathcal{O}	0	
100	7	1	
101	r 1	1	
1 1 0	1	1_	
1 1	U	0	



Marks

5 D O(t)

CP


O(t)

O(t)

Ques 2 Design a two bit magnitude comparator using 1-bit comparator

-(TS) Marks Solu-n 2 (A≥B)= >6. AoBo+ AIBI (A ZB) = AI.B, + x, AOBO (A=B)= X1.20 where X1 = A1B1+A1BI $\chi_0 = A_0 B_0 + \overline{A_0} \overline{B_0}$ 1 - bit Mag- Comp. AI-BI A.B. 1- bit Mag. Comp. (A>B) Ao, Bo Au-Bo (A = B)Marks


Tuo 3 Design the clocked sequential circuit using JK flip /bp whose state diagram is shown below



Solution 3

			Input Next State			Flip Plop Input	
P	resent	Stale	Input	Next			JB KB
	A	B	\mathcal{H}	A	B		o ×
	0	0	0	0	0	$\bigvee O \times$	
	0	0	1	0	1	0 ×	, <u> </u>
	<i>,</i> O	. 1	()	1	0	1 ×	
		1_	1		1	0 ×	× 0
	0	_	1	1	0	X O	OX
	1	0	O	1			1 ×
	1	0	1 "	.]	_ 1	X O	
	1	1	Ó	1	0	X O	× O
	1	1					\times 1
	1	1	1	C) 0	×	1
	1		1	1			

1 (1) Mark




(1) Mark.

Design a module - 5 counter to count the random Seguma 0,1,3,7,6. Design should include circulatory ensure that if we end in any unwanted state. The next clock pulse will theself the counter to zero. Implement the circuit using T-Ffit Plot.

Soluny 02 t 0 t 00 Ta 020,00 00 0 00 0 000 000 0 0 00 1 (1.5) 101 Marks 1 0 For T2 10,00 T2 = 8281+8280+828100 - (05) 10,00 For T2 0,00+020,00

T1=



Jerzylikt.

Senal IP Jar Shight -Right