## AArch64 most common instructions

Containers: x (64-bit register), w (32-bit register) if {S} is present flags will be affected rd, rn, rm: w or x registers; op2: register, modified register or #immn (n-bit immediate) n (of n-bit immediate values) depends heavily on context. Out of bond values will generate a syntax erro

	Instruction	Mnemonio	, *	Explanation	Flags
	Addition	ADD{S}	ADD{S} rd, rn, op2	rd = rn + op2	{Yes}
	Subtraction	SUB{S}	SUB{S} rd, rn, op2	rd = rn - op2	{Yes}
	Negation	NEG{S}	NEG{S} rd, op2	rd = -op2	{Yes}
	with carry	NGC{S}	NGC{S} rd, rm	rd = -rm - ~C	{Yes}
	Multiply	MUL	MUL rd, rn, rm	rd = rn x rm	
	Unsigned multiply long	UMULL	UMULL xd, wn, wm	xd = wn x wm	
s	Unsigned multiply high	UMULH	UMULH xd, xn, xm	xd = <127:64> of xn x xm	
ion	Signed multiply long	SMULL	SMULL xd, wn, wm	xd = wm x wn (signed operands)	
at.	Signed multiply high	SMULH	SMULH xd, xn, xm	xd = <127:64> of xn x xm (signed operands)	
oper	Multiply and add	MADD	MADD rd, rn, rm, ra	rd = ra + (rn x rm)	
0 0	Multiply and sub	MSUB	MSUB rd, rn, rm, ra	rd = ra - (rn x rm)	
ti	Multiply and neg	MNEG	MNEG rd, rn, rm	rd = -(rn x rm)	
lme	Unsigned multiply and add long	UMADDL	UMADDL xd, wn, wm, xa	$xd = xa + (wm \times wn)$	
it	Unsigned multiply and sub long	UMSUBL	UMSUBL xd, wn, wm, xa	xd = xa - (wm x wn)	
Ā	Unsigned multiply and neg long	UMNEGL	UMNEGL xd, wn, wn	$xd = -(wm \times wn)$	
	Signed multiply and add long	SMADDL	SMADDL xd, wn, wm, xa	$xd = xa + (wm \times wn)$	
	Signed multiply and sub long	SMSUBL	SMSUBL xd, wn, wm, xa	xd = xa - (wm x wn)	
	Signed multiply and neg long	SMNEGL	SMNEGL xd, wn, wm	xd = - (wm x wn)	
	Unsigned divide	UDIV	UDIV rd, rn, rm	rd = rn / rm	
		SDIV	SDIV rd, rn, rm	rd = rn / rm	
	Signed divide		1 ' '		
	Note: the remainder may be	computeu	using the MSOB instruction	on as numerator – (quotient x denominator)	
	Bitwise AND	AND	AND{S} rd, rn, op2	rd = rn & op2	{Yes}
S	Bitwise AND with neg	BIC	BIC{S} rd, rn, op2	rd = rn & ~op2	{Yes}
on		ORR	ORR rd, rn, op2	rd = rn   op2	
ati	Bitwise OR with neg	ORN	ORN rd, rn, op2	rd = rn   ~op2	
er	Bitwise XOR	EOR	EOR rd, rn, op2	rd = rn ⊕ op2	
00	Bitwise XOR with neg	EON	EON rd, rn, op2	rd = rn ⊕ ~op2	
cal		LSL	LSL rd, rn, op2	Logical shift left (stuffing zeros enter from right)	
odic	Logical shift right	LSR	LSR rd, rn, rm	Logical shift right (stuffing zeros enter from left)	
10	Arithmetic shift right	ASR	ASR rd, rn, op2	Arithmetic shift right (preserves sign)	
se	Rotate right	ROR	ROR rd, rn, op2	Rotate right (considering the register as a ring)	
Wi	Move to register	MOV	MOV rd, op2	rd = op2	
Bit		MVN	MVN rd, op2	rd = ~op2	_
	Test bits	TST		· · · · · · · · · · · · · · · · · · ·	Yes
		131	TST rn, op2	rn & op2	165
	Bitfield insert	BFI	BFI rd, rn, #lsb, #width	to destination starting at bit #lsb	
Field		UBFX		Moves a bitfield of #width bits starting at source bit #lsb to destination starting at bit 0; clears all other	
Bitfi	Signed bitfield extract	SBFX	SBFZ rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit #lsb to destination starting at bit 0; sign extends the	
	Count leading sign	CLS	CLS rd, rm	Count leading sign bits	
sdo	Count leading sign	CLZ	CLZ rd, rm	Count leading zero bits	
te		RBIT	RBIT rd, rm	Reverse bit order	
Byt		REV	REV rd, rm	Reverse byte order	
t/	Reverse byte in half word	REV16	REV16 rd, rm	Reverse byte order on each half word	
Bi	Reverse byte in word	REV32	REV32 xd, xm	Reverse byte order on each word	
	Store single register	STR	rt, [addr]	Mem[addr] = rt	
	Subtype byte	STRB	wt, [addr]	Byte[addr] = wt<7:0>	
ons	Subtype half word	STRH	wt, [addr]	HalfWord[addr] = wt<15:0>	
operations	unscaled address offset	STUR	STUR rt, [addr]	Mem[addr] = rt (unscaled address	;)
ers	Store register pair	STP	STP rt, rm, [addr]	Stores rt and rm in consecutive addresses starting at ad	dr
		LDR	LDR rt, [addr]	rt = Mem[addr]	
re	Sub-type byte	LDRB	LDRB wt, [addr]	wt = Byte[addr] (only 32-bit containers)	
Store	Sub-type signed byte	LDRSB	LDRSB rt, [addr]	rt = Sbyte[addr] (signed byte)	
and S		LDRH	LDRH wt, [addr]	wt = HalfWord[addr] (only 32-bit containers)	
	Sub-type Stanea nati word	LDRSH	LDRSH rt, [addr]	rt = Mem[addr] (load one half word, signed)	
Load	Sub-type signed word	LDRSW	LDRSW xt, [addr]	xt = Sword[addr] (signed word, only for 64-bit container	\$)
۲	unscaled address offset	LDUR	LDUR rt, [addr]	rt = Mem[addr] (unscaled address	+
	Load register pair	LDP	LDP rt, rm, [addr]	Loads rt and rm from consecutive addresses starting at a	1
_	ogoto. pu_1	1-2.	[addi]	cand im it on consciously additions of starting at a	Τ

Instruction	Mnemonic	Syntax	Explanation	Flags
Branch	В	B target	Jump to target	
Branch and link	BL	BL target	Writes the addr of the next instr to X30 and jumps to ta	arget
Return	RET	RET {Xm}	Returns from sub-routine jumping to register Xm (defaul	: X30)
Conditional branch	B.CC	B.cc target	If (cc) jump to target	
Compare and branch if zero	CBZ	CBZ rd, target	If (rd=0) jump to target	
Compare and branch if not zero	CBNZ	CBNZ rd, target	If (rd≠0) jump to target	
Conditional select	CSEL	CSEL rd, rn, rm, cc	If (cc) rd = rn else rd = rm	
with increment,	CSINC	CSINC rd, rn, rm, cc	If (cc) rd = rn else rd = rm+1	
with negate,	CSNEG	CSNEG rd, rn, rm, cc	If (cc) rd = rn else rd = -rm	
with invert	CSINV	CSINV rd, rn, rm, cc	If (cc) rd = rn else rd = ~rm	
Conditional set	CSET	CSET rd, cc	If (cc) rd = 1 else rd = 0	
with mask,	CSETM	CSETM rd, cc	If (cc) rd = -1 else rd = 0	
with increment,	CINC	CINC rd, rn, cc	If (cc) rd = rn+1 else rd = rn	
with negate,	CNEG	CNEG rd, rn, cc	If (cc) rd = -rn else rd = rn	
with invert	CINV	CINV rd, rn, cc	If (cc) rd = ~rn else rd = rn	
Compare	СМР	CMP rd, op2	Rd - op2	Yes
with negative	CMN	CMN rd, op2	rd - (-op2)	Yes
Conditional compare CCMP CCMP rd, rn,		CCMP rd, rn, #imm4, co	If (cc) NZCV = CMP(rd,rn) else NZCV = #imm4	Yes
with negative	CCMN	CCMP rd, rn, #imm4, co	If (cc) NZCV = CMP(rd,-rn) else NZCV = #imm4	Yes
Note: for these instruction	s rn can a	also be an #imm5 (5-bi	t unsigned immediate value 031)	

## AArch64 accessory information

Condit	cion codes (magnitude of operands)	
L0	Lower, unsigned	C = 0
HI	Higher, unsigned	C = 1 and Z = 0
LS	Lower or same, unsigned	C = 0 or Z = 1
HS	Higher or same, unsigned	C = 1
LT	Less than, signed	N != V
GT	Greater than, signed	Z = 0 and $N = V$
LE	Less than or equal, signed	Z = 1 and N != V
GE	Greater than or equal, signed	N = V

Cor	ndition codes (direct flags)	
EQ	Equal	Z = 1
NE	Not equal	Z = 0
MI	Negative	N = 1
PL	Positive or zero	N = 0
VS	Overflow	V = 1
VC	No overflow	V = 0
cs	Carry	C = 0
СС	No carry	C = 1

Sub ty	pes (suffix of some instr	uctions)
B/SB	byte/signed byte	8 bits
H/SH	half word/signed half wor	16 bits
W/SW	word/signed word	32 bits

Flags set to 1 when:			
N	the result of the last operation was negative, cleared to 0 otherwise		
Z	the result of the last operation was zero, cleared to 0 otherwise		
С	the last operation resulted in a carry, cleared to 0 otherwise		
٧	the last operation caused overflow, cleared to 0 otherwise		

Sizes	, in Assembly and C	
8	byte	char
16	Half word	short int
32	word	int
64	double word	long int
128	Rouad word	T-

Addressing modes (base: r	register; offset: register or immediate)
[base]	MEM[base]
[base, offset]	MEM[base+offset]
[base, offset]!	MEM[base+offset] then base = base + offset(pre indexed)
[base], offset	MEM[base] then base = base + offset (post indexed)

calling convention (register use)	
Params: X0X7; Result: X0	
Reserved: X8, X16X18 (do not use these	)
Unprotected: X9X15 (callee may corrupt	:)
Protected: X19X28 (callee must preserv	/e

opz processing (applied	to ope before anything else)
LSL LSR ASR #imm6	
SXTW / SXTB {#imm2}	Sign extension/Sign extension after LSL #imm2