

9345

1001 0011 0100 0101

16 bits

## Binary Coded Decimal (BCD)

Each digit of a decimal number is replaced by a four digit binary numbers.

Weighted Code.

Decimal digit	8421 code	5421 code
0	0000	0000
1	0001	0001
2	0010	0010
3	0011	0010
4	0100	0100
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

0+4+2+0

5+0+0+1

0110

Ex. Representation of  $(591)_{10}$  in BCD 8421 code:

BCD: 0101 1001 0001

Ex. Representation of  $(804)_{10}$  in BCD 5421 code:

1011 0000 0100

469  $2^9 = 512$   
 $2^{10} = 1024$

$$(513)_{10} = \underbrace{1000000000}_\checkmark \underline{1} \quad \underline{10 \text{ bits}}$$

$$2^9 = 512$$

$$\begin{array}{r} 2 \overline{) 513} \\ \underline{256} \phantom{00} \\ 128 \phantom{00} \end{array} \quad \begin{array}{l} 1 = a_0 \\ \rightarrow 0 = a_1 \end{array}$$

⋮

$$\begin{array}{r} 2 \overline{) \phantom{0000000000}} \\ \underline{\phantom{0000000000}} \\ 0 \end{array} \quad 1 = a_9$$

BCD

$$(513)_{10}$$

$$= 0101 \ 0001 \ \underline{\underline{0011}} \rightarrow 12 \text{ bits}$$

8421 code

$$(a_3 a_2 a_1 a_0)_{\text{BCD-8421}}$$

$$= 8a_3 + 4a_2 + 2a_1 + 1a_0$$

$$(a_3 a_2 a_1 a_0)_{BCD-5421}$$

$$= 5a_3 + 4a_2 + 2a_1 + a_0$$

$$(1001)_{BCD-5421}$$

$$= 5 + 0 + 0 + 1 = 6$$

## Addition in BCD 8421 code:

Ex. 5: 0101

+ 5: 0101

$$\begin{array}{r} \underline{0101} \\ + 0101 \\ \hline 1010 \\ \hline 0001 \ 0000 \end{array}$$

Ex. 4: 0100

+7: 0111

$$\begin{array}{r} \underline{0100} \\ + 0111 \\ \hline 1011 \\ \hline 0001 \ 0001 \end{array}$$

Invalid BCD number	Converted to valid BCD number
1010	0001 0000
1011	0001 0001
1100	0001 0010
1101	0001 0011
1110	0001 0100
1111	0001 0101
10000	0001 0110
10001	0001 0111
10010	0001 1000

✓ Rule: Add 0110 (6) to each resulted invalid BCD number for the addition in BCD.

Ex.

$$\begin{array}{r}
 314: \quad 0011 \ 0001 \ 0100 \\
 + 256: \quad 0010 \ 0101 \ 0110 \\
 \hline
 0101 \ 0111 \ 1010 \\
 \quad \quad + 110 \\
 \quad \quad \hline
 \quad \quad 10000
 \end{array}$$

$$(0101 \ 0111 \ 0000)_{BCD} \\
 = (570)_{10}$$

Ex.

$$\begin{array}{r}
 689: \quad 0110 \ 1000 \ 1001 \\
 + 458: \quad 0100 \ 0101 \ 1000 \\
 \hline
 1010 \ 1110 \ 10001 \\
 \quad \quad + 110 \quad + 110 \\
 \quad \quad \hline
 \quad \quad 10100 \quad 10111
 \end{array}$$

$$\begin{array}{r}
 1011 \\
 910 \\
 \hline
 10001
 \end{array}$$

$$\text{Result: } (0001 \ 0001 \ 0100 \ 0111)_{BCD} \\
 = (1147)_{10}$$



Excess-3 Code:

Add 3 to each decimal digit.

Ex. Convert 36 to an excess-3 number.

$$\begin{array}{r} 3 \\ + 3 \\ \hline 6 \end{array} \quad \begin{array}{r} 6 \\ + 3 \\ \hline 9 \end{array}$$

$$(36)_{10} = (0110 \ 1001)_{\text{Ex-3}}$$

Addition in Excess-3 Code:

Ex.

$$\begin{array}{r} 2: \quad 0101 \\ + 9: \quad + 1100 \\ \hline 0001 \ 0001 \\ 0011 \quad \hline 0100 \quad 0011 \\ \hline 0100 \end{array}$$

$$(2)_{10} + (9)_{10}$$

$$= (0100 \ 0100)_{\text{Ex-3}}$$

$$= (0001 \ 0001)_{\text{KD-8421}}$$



Ex.

3: 0110 → 6  
 + 4: 0111 → 7

$$\begin{array}{r} 0110 \\ + 0111 \\ \hline 1101 \\ + 011 \\ \hline 10000 \end{array} = \begin{array}{r} 010 \\ - 011 \\ \hline (1010) \end{array} \text{Ex-3}$$

✓ Rule: add 0011 to the groups which produces a carry and subtract 0011 from the groups which did not produced carry.

Ex.

832: 1011 0900 0101  
 + 729: 1010 0101 1100

$$\begin{array}{r} 1011 \\ + 1010 \\ \hline 10101 \\ + 011 \\ \hline 1000 \end{array} \quad \begin{array}{r} 0900 \\ + 0101 \\ \hline 1100 \\ - 011 \\ \hline 1001 \end{array} \quad \begin{array}{r} 0101 \\ + 1100 \\ \hline 10001 \\ + 011 \\ \hline 0100 \end{array}$$

0001  
 + 011  
 0100

Result: ( 0100 1000 1001 0100 ) Ex-3  
 = (1561)<sub>10</sub>

## The Gray Code:

Each Gray Code number differs from the preceding number by a single bit.

It is a reflected code proposed by Frank Gray. This is used in Karnaugh Map (K-map) to simplify Boolean functions. This also used to design error correcting codes.

	2bits Gray codes		
0 →	0	0	→ 00
1 →	0	1	→ 01
2 →	1	1	→ 10
3 →	1	0	→ 11


Binary

Binary  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
1001  
1010  
1011  
1100  
1101  
1110  
1111

3bits Gray Codes		
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	0	0
1	0	1
1	0	1





4bits Gray Codes			
0	0	0	0
	0	0	1
	0	1	1
	0	1	0
	1	1	0
	1	1	1
	1	0	1
0	1	0	0
1	1	0	0
1	1	0	1
	1	1	1
	1	1	0
	0	1	0
	0	1	1
	0	0	1
1	0	0	1



Truth Table


$a$	$b$	$y$
0	0	0
0	1	1
1	0	1
1	1	1

NOT  
OR  
AND  
NOR  
NAND  
XOR  
XNOR



$V_D > 0.5$   
 $V_D = 0.7$  } Si

BE Jun	BC Jun	Para	Operating Region	App.
✓ RB	RB	$I_B = I_C = I_E = 0$	Cut-OFF	'OFF'
FB	RB	$I_C = \beta I_B$	Active	Amplification
RB	FB	$I_E = \beta_F I_B$	Inverse Active	NAND
✓ FB	FB	$V_{CE} = 0.2V$ $I_C < \beta I_B$	Saturation	'ON'



$$V_{CE} = V_{CC} - I_C R_C$$




$$I_C = \beta I_B$$

$$R_B \downarrow \rightarrow I_B \uparrow \rightarrow I_C \uparrow \rightarrow V_{CE} \downarrow$$

$$I_B = \frac{V_{BB} - 0.7}{R_B}$$

$$V_{CE, \text{sat}} = 0.2V$$






$$\underline{V_i = 5V}, \quad V_o = 0.2V \approx \underline{0V}$$

$$\underline{V_i = 0V} \quad V_o = V_{cc} = \underline{5V}$$


## Logic Gates

### 1. NOT gate (an inverting gate)

A	Y
0	1
1	0



$$Y = \overline{A}$$







$V_i$	A	$V_o$	Y
Low	'0'	High	'1'
High	'1'	Low	'0'

## 2. OR gate



TT

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1




### 3. AND gate

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1










$$Y = \overline{(A.B + C).D.E}$$




#### 4. NOR gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



## 5. NAND gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0





## 6. XOR gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


A

B



## Basic Logic Gates


A	Y
0	1
1	0




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0





### Bubbled (Negated) AND Gate


TT



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



NOR

$$\Rightarrow \overline{A+B} = \bar{A} \cdot \bar{B}$$



### Bubbled (Negated) OR Gate


TT



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NAND

$$\Rightarrow \overline{AB} = \bar{A} + \bar{B}$$



## NAND Gate as Universal Gate


### 1. NOT




### 2. AND



### 3. OR




### 4. NOR




## NOR Gate as Universal Gate


1. NOT




2. OR



3. AND






$\Rightarrow A=1 \ \& \ B=1 \Rightarrow T_1 \rightarrow \text{Inverse Active}$   
 $T_2 \rightarrow \text{ON (Active)}$   
 $T_4 \rightarrow \text{Saturation}$   
 $\Rightarrow Y = 0.2V = '0'$

2)  $A=0 \ \& \ B=1$





$$I_E = I_B + I_C$$

$T_1 \rightarrow$  Diode

$T_2 \rightarrow$  'OFF'

$T_4 \rightarrow$  'OFF'

$T_3 \rightarrow$  'Saturation'

$Y = '1'$