

Flip-Flip




RS Flip-flip

T	T
-	STATE OF THE PARTY

R	S	On+1
0	0	On (no change)
0	1	(Set)
1	0	0 (Reset)
1		Invalid



RS Flip Flop using NOR gates




Supposes
$$\delta n = 1$$

So, $\delta n = 0$
 $\delta n + 1 = \delta n$

R

 $\delta n = 0$
 $\delta n = 0$

RS Flip-Flop using NAND gates





5	R	On+1
0	0	On
0	1	0
1,	0	1
1	11	Invalid

S	R	Bn+1
0	1	1
1	0	0
0	10	Invalid
1	1	\ en

SR Fly. Flop with clock input


Clk	S	R	Onti
0	×	×	(X) > 8n
1	0	0	6n
	0	1	0
1	1	0	1
,	1	1	Invalid





J-K Flip Flop

CLK	J	k	BAHI
0	×	×	On
1	0	0	5h
1	0	1	0
١	1	0	1
1	1	1	6n



$$\frac{\partial n}{\partial n+1} \Rightarrow \partial n+1 = \delta n$$
(Toggle)

Race Condition propagation delay tpd KK T

(1) Using Edge triggered clock
(2) Master- Slave Flip-Flip

Edge Triggering Differentiator

28