




- Shift Add Multiplier : Control .
- Add - The adder o/p are transferred to the accumulator by the next clock pulse
 - Sh(shift) - Shift occurs then all 9 bits of the acc. are shifted right by the \rightarrow
 - st \rightarrow start (Next state) .
 - if $M = 1$ multiplicand is adder to the acc. followed by a right shift .
 $M = 0$ followed by a right shift .




SM chart :




SM chart :





Methods are similar

All things that



Adjacent bits have to be changed by just 1 bit. (00, 01, 11, 10)

$z_a = 1$ only in state 00. $z_a = A'B'$
 $z_b = 1$ only in state 01. $z_b = A'B$
 $z_c = 1$ only in state 11. $z_c = AB$
 $z_1 = ABx'$
 $z_2 = ABx$

link 1: starts with 00.
takes $x=1$ branch
terminates in $B=1$.

link 1 starts with 00.
takes $x=1$.
terminates at state which $B=1$.
 \therefore NS of B on $B^T = 1$ when $A'B'x = 1$.

link 2 starts with state 01,
takes $x=1$ branch
 $B^T = A'Bx$

link 3 $B^T = ABx$

\therefore NS $B^T = A'Bx + A'B'x + ABx$

$A^T = A'Bx + ABx$

link 2 link 3.

Procedure for doing SM chart for students :

1. Identify all the states in which $a=1$.
2. For each of those states, find all link paths that lead into the state.
3. For each of these link path, find a term that is 1, when the link path is followed.


For a link path from s_i to s_j the term will be 1 if the is in state s_i and condition for exiting to s_j satisfies.

4. For expression for a^+ (NS of a) is formed by adding ORing together the terms found in stage 3.

Hardware Testing :

Verification
S/W on HDL



Testing
Physical cks




How many test vectors are required?


00	00
01	11
11	10
10	01

Different




If one of the i/p is stuck as 0 o/p is always 0.






(a1) stuck at 1 (s-a-1)



(a0) stuck at 0 (s-a-0)



(s-a-0 test)

2 level and or

Assume 1/p are accessible

bw 1/ps to

OR is not accesible.

s-a-0 s-a-1 test

in order to change to the OR gate o/p.

Similarly do, co, fo, go can be tested.



Testing Sequential Logic:

If we can observe all the i/p. and o/p sequences and not the states a very large no. of FFs are required

Brute Force Method:

- Reset → Initial state → Apply a test sequence
- observe the output sequence → if correct
- repeat

Convert in an iterative circuit:



$k+1$ is the logic of

x, z, q can be shift variable or




Table :

q_1	q_2	state	Next state		Output	
			$x=0$	$x=1$	$x=0$	$x=1$
0	0	S_0	S_0	S_1	0	1
1	0	S_1	S_0	S_2	1	1
0	1	S_2	S_0	S_3	1	1
1	1	S_3	S_2	S_0	1	0

It is necessary the the ^{test} last o/p goes through all the transitions

For eg. $x = 010110011$

$z = 001011110$

To test all the transitions, you have to find:
Distinguishing sequences:

only 1 finite i/p sequence will cause different o/p sequence

For the above sequence state machine - the distinguishing sequence :

(S_0, S_1, S_2, S_3) groups

S_0, S_3

S_1, S_2

If $i/p = 1$ $\left\{ \begin{array}{l} o/p \text{ is } 0 \text{ for } S_0 \text{ and } S_3 \\ o/p \text{ is } 1 \text{ for } S_1 \text{ and } S_2 \end{array} \right.$

$\left. \begin{array}{l} S_1, S_2 \\ S_0, S_3 \end{array} \right\}$ are distinguished.


i/p	o/p
Reset 011	001
R 111	010
R 1011	0101
R 1111	0110
R 11011	01100

State graph in which every state can be reached from every other state is called a strongly connected.

An input sequence which distinguishes each state from other state is called distinguishing sequence.

The states are distinguishable iff there is at least one finite i/p sequence when

Scan testing :




output must reflect after 3 clock cycles

Input = 000

output = 001

011

↳ stuck at 1 in 2nd FF



C_1 is pulsed - D_1 is

C_2 is pulsed - D_2 is

NS a_1^+, a_2^+, \dots generated by
when C_1 is pulse a_1, a_2, \dots fed back into the
comb. logic

Circuit is not in test

System K

or

O/P

x_1, x_2, \dots, x_n is applied
 z_1, z_2, \dots, z_n is generated

Circuit is test

test

SDI.

TCK is applied.

x_1, x_2, \dots, x_n is applied.

z_1, z_2, \dots, z_n is

SCK pulses to the
NS is

Steps to take the scan test:

1. Scan in the test vector a_i values via SDI using TCK (Test clk).
2. Apply the test values to x_i inputs.
3. After the combinational circuit.
verify the z_i values (output).
4. Apply on clk