


Arithmetic Circuits

- Does any kind of arithmetic operations
- They are heart of every digital circuit
- Used in optimizers to improve performance
- Most microcontrollers have ALU. - multiplication, addition, ALU, shifter, incrementer, decrementer etc.


Types of arithmetic functions - shift, rotation, increment, decrement, compare, negation, add, subtract, *, ÷, $\sqrt{ }$, log, trig max complexity.



- Most operators are using the basic adder circuit, then optimising them is a great idea.

11 0 111 0 11 → 7 ones.


- We found this 7 by adding, which is essentially counting.
- Therefore, adders are counters.
- Half adder is a $(2, \underline{2})$ counter.
It can add 2 one bit numbers and result in a 2 bit number.
- Full adder is a $(3, 2)$ counter. It is also called compressor.
- Adding multiple one bit numbers.



symmetric
(This has lesser delay than linear)


linear

→ Instead of carry to be propagated, we can use carry save adders to reduce multiple inputs to 2 and then single CPA is used.



Here we compressed sum and carry stage.

$$A + B + C = \text{sum} + (\text{carry})$$



[This is the slowest path, because others run parallelly in max (t1, t2, t3)]

read! [Carry Save adder
Carry skip. adder.]

Carry save adderEg. $x = 1357$ $y = 3564$ $z = 2934$ Ans = 7855

sum without carry : 1357 + 3564 + 2934

carry ie pseudo sum : 1357 + 3564 + 2934

sum + (sum) : 1357 + 3564 + 2934

$$\text{Ans} = x + y + z = \text{sum} + \text{carry}$$

so now, here carry and sum can be computed independently and at last stage both are added using carry ripple adder.

Eg. $x = 10011$ $y = 11001$ $z = 01011$ Ans = 110111

sum = 10011

carry = 10011

11001010110000101011110110

Ans = 00001

110110110111

→ We need 3 operands for the hardware

A	0111
B	1010
C	1111

Three operands for first carry save stage

sum	0010
carry	1110
D	1011

s₀
c₀
D


Three operands for second carry save stage

sum	10111
carry	010100

pseudo sum s₁

Final carry out c₁

Ans. 101011 · N




→ For m integer operands. - involves (m-1) CSA additions.

① In RCA: (m-1) t_{RCA} delay

② In CSA: (m-2) t_{CSA} + t_{RCA} delay. (m>2)

→ For multiplication of A₃ A₂ A₁ A₀ and B₃ B₂ B₁ B₀ we addition of partial products.



Thus multiplication of 2 4 bit numbers gives at max 8 bit number.

$$P_0 = P_{00}$$

$$P_1 = P_{01} \oplus P_{10}$$

$$P_2 = P_{02} \oplus P_{11} \oplus P_{20} + C_{12}$$

$$P_3 = P_{03} \oplus P_{12} \oplus P_{21} \oplus P_{30} \oplus C_{23} \oplus C_{23}'$$

$$P_4 = P_{13} \oplus P_{22} \oplus P_{31} \oplus C_{34} \oplus C_{34}' \oplus C_{34}''$$

$$P_5 = P_{23} \oplus P_{32} \oplus C_{45} \oplus C_{45}' \oplus C_{45}''$$

$$P_6 = P_{33} \oplus C_{56} \oplus C_{56}'$$

$$P_7 = C_{67}$$

$$P_{00} = A_0 B_0$$

$$P_{10} = A_0 B_1$$

$$P_{01} = A_1 B_0$$

$$P_{20} = A_0 B_2$$

$$P_{11} = A_1 B_1$$

1


$$P_{33} = A_3 B_3$$

Initial stages are realised using AND gates. Then subsequently adders are also used.

Word case delay - 7 structures


Page No. _____

Date: _____





Parallel Multiplier

$A + B, C + D, E + F + G \rightarrow$ Implement using
CSA



Since I can replace a FA or RCA stage to CSA stage, I can replace parallel multiplier with CSA stage.





→ Multiplication in Two's complement

$$\begin{array}{r}
 3 \quad 0011 \\
 -5 \quad 1011 \\
 \hline
 \end{array}
 \quad (0011 \rightarrow 1010 + 1 \rightarrow 1011)$$

↓


This is basically $16 - 5 = 11$. Had it be a 3-bit number, we can take $8 - 5 = 3$ (011) shortcut for 2's complement.

Difficult to multiply manually. Costly to implement in hardware. So 2's complement method is a bit messy.

→ Implement incrementor / negator using adder.


(1) Incrementor

$$Z = A + 1 = A + B + \text{Cin}$$



(2) Negator


$$Z = -A = \bar{A} + 1$$



(1) Subtractor


$$Z = A - B$$

$$= A + B + 1$$



$$FP + 1 = Z$$

(2) Adder-subtractor.



When $\text{cin} = 1$, it works as subtractor

$$A \pm B$$

(3) Comparator.

$$A = B \quad \text{EQ.}$$

$$\text{DO } A - B :$$

$$A \neq B \quad \text{NEQ}$$

$$\textcircled{1} \quad \text{If } \text{cout} = 1 ; A > B$$

$$A > B \quad \text{GE}$$

$$\textcircled{2} \quad \text{If } \text{cout} = 0 ; A < B.$$

$$A < B \quad \text{LT.}$$

$$A > B, \quad \text{GE, EQ}$$

We check $A = B$ using

$$A \leq B \quad \overline{\text{GE}} + \text{EQ}$$

XOR separately

→ Circuit realised without adders.

- shifters / Rotators.

- and, or, xor, nor, nand, not.

(4) Logical shifter.

$$11001 \gg 2 \rightarrow 00110$$

(5) Arithmetic shifter

$$11001 \gg \rightarrow \underline{\underline{1110}}$$

same as logical, but fills front places with old MSB.

(6) Rotator

$$11001 \text{ ROR } 2 \rightarrow 01110$$

(rotate right.)

(bits shifted off one end are shifted into other end)

→ shifters can be used for * or \div


$$<< 1 = x \cdot 2^1$$

$$>> 1 = \frac{x}{2^1}$$

⑨ Dividers, logarithms, Trigonometric, Exponential

$$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \dots$$

↓ use adder, divider, multiplier and look up table to implement this by storing some values.



$$\tan \theta = \frac{x}{y}$$

If θ is very small, it's almost like linear transformation / translation.

$\rightarrow \tan \theta$ found by shifting
($\text{equivalent to } 2^{-1}$)


Different stages -

Fetch — Decode — Execute.

Get the instruction from memory

Extract from the instruction what the ALU has to do

ALU actually works



[Actual implementation of ALU]

$F_{2:0}$

Function

000

$A \& B$

$A - B = -7$

001

$A \mid B$

2's complement

010

$A + B$

Representation

011

Not Used

has MSB = 1

100

$A \& -B$

$\therefore S_31 \text{ or } Y_{31} = 1$

101

$A \mid -B$

$Y = 000 \dots 001$

110

$A - B$

zero extension

111

SLT

(shift left).



to make 32 bits

Communication Protocols / Interfaces (few)

- ① → On chip : (chip to chip).
- ② → Device to device
- ③ → Chip to chip : communicate ← using I²C.
- ④ →

→ We can dump data in parallel or serial

parallel



→ serial standards

UART (Universal Asynchronous Receiver
Transmitter)



SPI (Serial Peripheral interfaces)

I²C (Inter integrated circuit communication)

I²S. (Inter integrated sound burst)

② Device to device - standards for
communication : USB, Ethernet, VGA,
SCSI, HDMI, PS2, sonet etc.

Communication



- Parallel is fast, but expensive (pin real estate)
- serial is slow, but now expensive
- somehow, always parallel is not preferred

→ Serial connection - due to lesser no. of pins, the complexity of communication is high.

* Can be both types:

(1) Synchronous (with clock)

(2) Asynchronous (without a clock - bit speed i.e. data rate has to be agreed beforehand)

Asynchronous serial bus standards

(1) RS 232 : (No clock - synchronisation hardware).

→ Used for one one communication



Line

data Tx

data Rx

→ One Tx, one Rx and data-rate decided earlier, (using Hyperterminal)

→ Transmission process - 9600 baud rate.

$$\frac{1}{9600} \text{ s} = \frac{0.104 \text{ ms}}{\downarrow}$$

speed of data transmission

receive new info

every 0.104 ms.

→ Transmitter idles high

→ It goes low for 1 bit.

→ send LSB first and MSB last.

Even parity 1 odd parity


→ start and stop bits for communication

1 bit

(0)

2 bits


(1)



- Key points of serial communications.
 - Started with < 115.2 Kbps
 - Now typically 10 - 30 Gbps

(2) serial peripheral interface :

- 4 wires.



- Supports high data rate (1 MHz ~ 70 MHz etc.)

→ MOSI — Master Out Slave In

MISO — Master In Slave Out


CE/CS — Chip enable / Chip select

SCLK — Synchronous clock



UART does not have this. There speed decided apriori. Here clock decides data rate

- MOSI, MISO, SCLK can be shared across peripherals but CE/CS is dedicated




- Radio modules have SPI interfaces - Need
- All sensors have SPI interfaces.
- \overline{CS} = 0 enable (-ve logic)
- $CS = 1$ enable
- CS used to make a dedicated connection between one slave and master (i.e. selects one particular slave)
- MISO - master accepts input from slave
- MOSI - master sends data to slave
- SPI Pins - There are typically 6 pins.
 - 1) CE (CS)
 - 2) SCK
 - 3) MOSI
 - 4) MISO
 - 5) RES (Reset).
 - 6) D/C - Data command (seen in devices to write lots of data e.g. display).

(2 optional pins - VDD and ground)
- For only one slave device, we can drop chip select pin.
- We can also drop RES pin and simply use soft reset.
- Drop D/C from simpler application.

Thus SCK, MOSI, MISO are only imp

③ I²C - Inter Integrated Circuit




Two blocks cannot write on bus at same time. Suppose M want to write to S, it takes control of data bus. At that point, no other block can write. After done, bus again collapses in high impedance state and others block can now use it.

- Select IO₂ by pulling external pins HI or low
- I²C uses open drain. (both master and slave are either)

gate — | — Basing (HI or low)

high impedance.

When no input at gate, D is floating. Hence is HI state. So solve this add a pull up resistor.



- Master is in charge of SCK frequency (typically 100 KHz or 400 KHz)
- Master generates the address of the slave
- If receives an ACK or NACK (If it gets a NACK it means the slave address is invalid, so regenerate)
- It sends a R/W depending on whether it has to read or write.
- It will send 1 receive data.

- ① Sequence is as following when master is to write to a slave.

$WR = 1$
 Start → write → deviceaddress → register you want to write to → send data → stop

- ② Sequence is as following when master is to read from slave

$write = 1$
 Start → read → send device address → send the message you want to read from → restart communication → $read = 1$ → send device address → read bits → after every byte ACK to the slave → continue till NACK

- Difference in SPI and I²C: Clock speed - SPI has 100 MHz while I²C has 100 KHz (But problem with SPI - it is dedicated. Once it is connected to sensor, it cannot be shared)
- Advantage of SPI - bidirectional. We can configure master into slave at even time.

- SPI - single source ^{single destination}
- I²C - single source ^{multiple destination}

↓

fanout - 127 devices (limitation)
(Now 1023 slaves are supported)

- Data collision - when 2 devices try to use the same bus, data collides. Hence one device will have to back up.
- For repetitive transfer (same source and destination), we can remove source, destination, address bytes, but we always have to send preamble.
- Optical Tx Rx standards - beam angle = 30° (half angle = 15°)
- Isochronous data transfer - happening at same time.

State Machines

Controls a digital system that carries a step by step procedure (algorithm).

state diagrams: transitions are called arcs




(state graph)

Typical flow chart used that are called Algorithmic State Machines (ASM)

- using
NTID2.
- Luzia Leman
John
- CS5.6
- Page No.:
Date: ✓ young
- Mainly used to design control units
 - A given state machine chart can be converted to several form. It gives rise to several different digital (network) implementation
 - SM (state machine) — certain rules are to be followed
 - When these rules are followed, SM chart is equal to a state graph. (leads directly to network implementation.)
 - 3 parts (the 3 SM block) that make a SM chart:


(1) state box.



Assign optional state code

Optional output list

(2) Decision box



(3) conditional list

(Cond. List)

contains conditional output list.


conditional output depends upon state of system and inputs

→ Thus, SM chart has 3 SM blocks (an input and an output — it describes that the machine is in one state)

- ① One state box
- ② Few decision blocks
- ③ Conditional output boxes (associated with each state)

→ A path through an SM block from entrance to exit is known as state path


Eg 1




There can

be n exit

Eg 2




Eg 3


$$z_1 = 1 \text{ if } A + BC = 1$$

$$z_1 = 0 \text{ if } A + BC = 0.$$

$$z_1 = A + BC$$

Eg 4


$$z_1 = 1 \text{ if } A = 1$$

$$\text{if. } A = 0, C = 1, \\ B = 1.$$


$$\text{so } z_1 = A + A'BC$$

Rules

- 1) For valid combinations of input variable, there must be exactly one path. This is because a single input can lead to a single next state.
- Internal feedback is not allowed.



Not allowed



Allowed