


PHASE 3

→ To derive SM chart (or equivalent state graph), we need:

- ① Draw block diagram of system.
- ② Define input and output.

→ 4 bit Multiplier — 8 bit output
and a 9th cout bit (actually absent)
in final result



Eg Accumulator - all bits are zero


Consider
$$\begin{array}{r} 1101 \\ \times 1011 \\ \hline 10001111 \end{array}$$

$$\begin{array}{r} 1101 \\ \times 1011 \\ \hline 1101 \\ 1101 \\ 10011 \\ 10000 \\ \hline 1001111 \\ + 1101 \\ \hline 10001111 \end{array}$$

If multiplier bit is 1,
multiplicand is added
followed by a right
shift of the sum
(accumulator)

→ A ccode state diagram


[A]



→ This block repeats
so we use a
counter and
reduce the
no. of states

S1 to S3 count 1 $\Rightarrow k=0$
S3 to S5 count 2 $\rightarrow k=0$
S5 to S7 count 3 $\rightarrow k=0$
S7 to S9 count 4 $\rightarrow k=1$

So now reduced to state graph [B]
seen before. Now we get SM chart.



→ Flow of making a SM chart

Ideation stage



Design specification



Decide I/O, control, timing strategy




State

SM

graph


chart



HDL program

→ Example :

All links are independent of each other.




$z_a = 1$ only in state 00 ($A'B'$)

$z_b = 1$ only in state 01 ($A'B$)

$z_c = 1$ only in state 11 (AB)

z_1 — ABX' }
 z_2 — ABX } from link 3



Make stuck
at 0 and
stuck at 1
test

(s-a-0 test
s-a-1 test)

Two level AND OR : Assume inputs
are available but input to OR gate is
not accessible.

$d=0 \rightarrow$ Path B gives zero

$g=0 \rightarrow$ Path c gives zero

$b=1$

$c=1$

$a=1$

output of OR must be 1.

when we give $a=1$. But

$e, f, h, i = X$ if we get output = 0, it means
d is stuck at zero.

$a=1 \quad b=1 \quad c=1 \quad d=0 \quad g=0 \quad \text{other} = X$ —

this input vector helps identify a stuck
at zero

Testing —

a b c d e f g h i

Faults tested

stuck at zero tests

1	1	1	0	x	x	0	x	x
0	x	x	1	1	1	0	x	x
0	x	x	0	x	x	1	1	1
0	1	1	0	1	1	0	1	1
1	0	1	1	0	1	1	0	1
1	1	0	1	1	0	1	1	0

ad, bd, cd, pd

de, ee, fe, ge

go, ho, io, eo

ai, di, gi, pi, qi, xi

bi, ei, hi, pi, qi, xi

ci, fi, ii, pi, qi, xi



Stuck at one tests

Testing sequential logic


- If we can observe all the input and output sequences, and not the states, then a very large no. of flip flops are required.
- If a logic doesn't work, we resort to brute force method.

→ Reset → initial state → apply a test seq.
→ observe output sequence → if correct, repeat.

- Convert to an iterative circuit :



- Here, z , x , Q can be single variables or vectors.
- x s are inputs.
- $k+1$ is the length of iterative circuits.



Q ₁	Q ₂	State	Next state		Output	
			X=0	X=1	X=0	X=1
0	0	S ₀	S ₀	S ₁	0	0
1	0	S ₁	S ₀	S ₂	1	1
0	1	S ₂	S ₃	S ₃	1	1
1	1	S ₃	S ₂	S ₀	1	0


→ It is necessary that the test input goes through all the transitions (every line in the graph)

→ Eg. $x = 010 \ 110 \ 011$
 $z = 001 \ 011 \ 110$

→ To test all the transitions, you have to find distinguishing sequence (i.e. one finite input sequence that cause different output sequence)

For above state machine, the distinguishing sequences:

11 (S₀, S₁, S₂, S₃) groups
 S₀, S₃ S₁, S₂



C1 is pulsed - D1 is stored
C2 is pulsed - D2 is stored

NS: q_1^+ , q_2^+ - generated by combinational logic.

when C1 is pulsed, q_1 , q_2 - feed back into comb. logic.

Circuit has 2 modes - operational (system) or testing.

Circuit is not in test when $\left\{ \begin{array}{l} SCK = C1 \\ x_1 \dots x_N \text{ applied} \\ z_1 \dots z_N \text{ generated} \end{array} \right.$