This is the verilog code and simulation files for 32 BIT Adder based on Brent Kung Architecture.Have attached the verilog code both for synthesis and simulation.Output obtained by modelsim also attached.Whole project was done on QUARTUS PRIME LITE.
-
Notifications
You must be signed in to change notification settings - Fork 0
Torresplays/Brent-Kung-32-bit-adder
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This is the verilog code and simulation files for 32 BIT Adder based on Brent Kung Architecture
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published