
# Vision Transformer Accelerator ASIC for In-Ear Sleep Staging

by Tristan Robitaille

Supervisor: Professor Xilin Liu April 2024

# B.A.Sc. Thesis

assets/div_engsci_logo.pdf	
dbbc ub/ div_engbci_iogo.pdi	



# ESC499 Engineering Science Thesis

Vision Transformer Accelerator ASIC for In-Ear Sleep Staging

# Tristan Robitaille

 $Student\ number$ : 1006343397

Email: tristan.robitaille@mail.utoronto.ca

Supervisor: Professor Xilin Liu Email: xilinliu@ece.utoronto.ca

April 12th, 2024

# Abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Keywords: Sleep staging, ASIC accelerator, vision transformer, computer architecture

# Acknowledgements

I would like to express my gratitude to my supervisor, Prof. Xilin Liu, for his guidance and support throughout the project. He has given me the freedom to explore new ideas and had provided me with the support and tools I needed.

I would also like to thank my father, Claude Robitaille, for letting me remotely use his workstation to train the model and run the accuracy study. He has also helped review the code for the functional simulation.

In addition, I owe much to the professors who have taught me the fundamentals of computer architecture at the University of Toronto - Profs. Jason Anderson, Natalie Enright-Jerger, Andreas Moshovos and Mark C. Jeffrey.

Throughout this project, I have made extensive use the Compute Canada cluster, which has provided me with the computational resources I needed to run the simulations and train the model. I would like to thank the staff at Compute Canada for their initiative. I am also appreciative of the tools provided by the Canadian Microelectronics Corporation, which have been instrumental in the hardware implementation of the accelerator.

I would also like to acknowledge the work of Professors Lisa Romkey and Alan Chong who organized this thesis project for us, ensuring a structured and productive environment.

Finally, I would like to thank my family and friends for their support and encouragement throughout this project. I am grateful for their patience and understanding during this time.

# Contents

1	Intr	$\operatorname{roduction}$	1
<b>2</b>	$\operatorname{Lit}_{\epsilon}$	erature Review	2
	2.1	Machine Learning for Sleep Staging	2
	2.2	AI Accelerator Hardware	2
	2.3	Lessons From The Literature	3
	2.4	Problem Statement and Technical Requirements	4
3	Hov	v to Design an AI Accelerator	6
	3.1	Model Prototyping, Data Processing and Accuracy Measurements	6
	3.2	Accelerator Functional Simulation	7
	3.3	Accelerator Hardware Implementation	Ĝ
4	Visi	ion Transformer Model Design	11
5	ASI	C Accelerator Architecture	<b>L</b> 4
	5.1	Centralized vs. Distributed Architecture	14
	5.2	Data and Control Bus	15
	5.3	Master Architecture	16
	5.4	Compute-in-Memory: Architecture	16
	5.5	Compute-in-Memory: Memory	16
	5.6	Compute-in-Memory: Fixed-Point Accuracy	18
	5.7	Compute-in-Memory: Compute Modules	18
		5.7.1 Adder	20
		5.7.2 Multiplier	20
		5.7.3 Divider	21
		5.7.4 Exponential	21
		5.7.5 Square Root	21
		5.7.6 Multiply-Accumulate	22
		5.7.7 Softmax	22
		5.7.8 LayerNorm	23
	5.8	Clock Gating	23
	5.9	A Note About Software-Hardware Co-Design	23
6	Res	ults: Evaluation of Performance Metrics	<b>2</b> 4
7	Res	ults Analysis & Future Work	25
	7.1	Vision Transformer Model Improvements	25
	7.2	Accelerator ASIC Improvements	26

8	Conc	$\operatorname{clusion}$	<b>2</b> 9
Re	eferen	nces	30
$\mathbf{A}$	Bus	Operations	34
В	Code	ebase Statistics	34
$\mathbf{C}$	Refle	ection on Learnings and Experience Gained	36
	C.1	Acquired Experience	36
	C.2	Topics Warranting Further Exploration	37
	C.3	Alternative Approaches for Consideration	37

# List of Figures

1	Three step workflow for designing an AI accelerator	6
2	Testing set accuracy for 5 randomly-selected folds as a function of epoch	8
3	Testing set accuracy for vs. dropout rate during training	8
4	High-level transformer architecture for in-situ sleep staging	12
5	Hyperparameter search results for the vision transformer model	13
6	High-level architecture of the ASIC accelerator	15
7	Area of memory banks vs capacity for different aspect ratios	17
8	Overhead of memory as a fraction of total area for different aspect ratios	17
9	Model accuracy vs number of fractional bits in fixed-point format	19
10	Approximation error of the exponential vs Taylor series expansion order.	22

# List of Tables

Ι	Design goals for AI model and ASIC accelerator	5
II	Training hyperparameters for vision transformer model	9
III	Metrics and hyperparameters for vision transformer model	14
IV	Fields of the data and control bus	16
V	Area, leakage power and cycle of the SRAM memory banks	18
VI	Performance metrics of the compute modules	20
VII	Principal results of the model and hardware design	25
VIII	Suggested improvements to the model and their potential benefits	26
IX	Suggested improvements to the ASIC accelerator and their potential benefits $$	28
X	Bus operations and their fields	35
XI	Line and file count per file type in the codebase	36

## List of Abbreviations

AI Artificial Intelligence

ADC Analog-to-Digital Converter

AFE Analog Front-End

ASIC Application-Specific Integrated Circuit

**BVP** Blood Volume Pulse

CiM Compute-in-Memory

CMOS Complimentary Metal Oxide Semiconductor

**CSV** Comma-Separated Values

ECG Electrocardiography

**EEG** Electroencephalography

EMG Electromyography

**EOG** Electrooculography

FSM Finite State Machine

**GSR** Galvanic Skin Response

**HDL** Hardware Description Language

HDF5 Hierarchical Data Format 5

**IP** Intellectual Property

LUT Look-Up Table

MAC Mulitiply-Accumulate

MASS Montreal Archive of Sleep Studies

MHSA Multi-Head Self-Attention

MLP Multi-Layer Perceptron

MMOS N-Channel Metal Oxide Semiconductor

**PE** Processing Element

**PPA** Power, Performance and Area

**PSG** Polysomnography

RTL Register Transfer Level

STAGES Stanford Technology Analytics and Genomics in Sleep

TSMC Taiwan Semiconductor Manufacturing Company

VCD Value Change Dump

See [1]. I am making an Application-Specific Integrated Circuit (ASIC). It's small, low-power and fast. It's better than Google's.

#### 1 Introduction

As reported by Chaput et al. [2], insomnia impacts around 24% of Canadians adults. Detection and classification of sleep stages, known as sleep staging, followed by neuro-modulation has been recently found by Yoon [3] to be a promising treatment against insomnia. The current stage-of-the-art for sleep staging involves the use of polysomnog-raphy to measure biosignals (at least 19 sensors are required, as explained by Levin and Chauvel [4]) and manual annotation by a sleep expert, which requires, on average, 2 hours of work [5]. This technique also does not provide neuromodulation. To address these downsides while effectively treating insomnia, we propose an in-ear device performing electroencaphalogram (EEG) sensing, sleep staging and neuromodulation. To maximize treatment potential, the device should be as small and portable as possible such that it can be used at home.

This thesis focuses on the development of a deep learning model to perform sleep staging and on the design of an accelerator ASIC module to perform in-situ inference with said model. In the end, it aims to prove, by simulations, the viability of such an accelerator in order to potentially integrate it in the in-ear device. Multiple authors [6]–[8] have published high-accuracy results using a deep learning approach to sleep staging, and have done so with significantly fewer sensors than polysomnography. However, these AI models run on standard computers as software frameworks and are thus unsuitable for a lightweight integrated solution. Google sells small custom AI-accelerators (such as the Coral Edge TPU) that could run these AI models, but they still consume too much power (1W, [9]) and do not readily integrate with custom neuromodulation hardware.

The proposed solution should match the accuracy of traditional polysomnography and published models in the literature with a power consumption low enough that the whole system can be powered for at least a full-night on a battery that fits in-ear. This document provides an overview of the literature in both automatic sleep staging using Artificial Intelligence (AI) and in ASIC accelerator design, establishes technical requirements for the device, describes the model used and hardware design, evaluates their performance and discusses improvements and future work.

# 2 Literature Review

## 2.1 Machine Learning for Sleep Staging

Deep learning for sleep staging has been studied since around 2017. Broadly speaking, basic deep neural networks (DNN) cames first, followed by convolutional neural networks (CNN) and recurrent neural-networks (RNN) [10]. The transformer is a relatively new type of neural network based around the concept of "attention" and particularly suited for sequence inputs since it can process the input in parallel [11]. Since its introduction in 2017 [12], the transformer has been used for sleep staging tasks. Indeed, Dai et al. developed a transformer-like model without decoders which used three input EEG channels and achieved an impressive 87.2% accuracy on the popular SleepEDF-20 dataset [13]. Similarly, Phan et al. developed a model with a focus on outputting easily-interpretable confidence metrics for clinicians. They found that a significant impediment to the adoptation of automatic sleep staging in clinics is lack of trust from clinicians as they perceive the system to be a "black box". Their model ingests multiple sleep epochs for each inference, which allowed the team to achieve 84.9% accuracy on the SleepEDF-78 dataset. Eldele et al. managed an accuracy of 85.6% on SleepEDF-78 using a single-channel, single-epoch attention-based model [8].

In recent years, the accuracy of sleep staging by ML models has plateaued. In fact, Phan et al. claim that AI-based sleep-staging in heathly patients has been solved fully as the accuracy has reached the "almost perfect" level of Cohen's kappa [5]. However, none of the models presented above meet our constraints. Indeed, we require a lightweight, single-channel, single-epoch model. Most models have more than 1M parameters [10]; even the smallest model by Eldele et al. has above 500k 32-bit float weights, which far exceeds the 125kB constraint. Furthermore, none have been optimized to run on custom hardware. Thus, there is a need to develop a novel lightweight transformer.

#### 2.2 AI Accelerator Hardware

AI accelerators are a very active area of research at the moment. Significant gains in latency and power are possible by designing hardware optimized for machine learning. Indeed, CPUs lack in memory bandwidth and parallelism and have significant control overhead as required to process any arbitrary program. GPUs have high cost and high power consumption and typically have less available memory than a CPU. Hardware (FPGA and ASICs), on the other hand, can be fast and energy efficient but suffer from limited flexibility [14]. The first AI accelerator ASIC, publised in 2014 by Chen et al. and named DianNao, could perform 452G 16b fixed-point computations per second [15]. It was quickly surpassed by ShiDianNao, which was 1.87x faster and used 60x less energy [16].

Modern models are massive and suffer from memory access penalties. Thus, the most optimized architectures limit data movement as much as possible by placing the compute elements directly in memory, meaning that less charge is switched per operation (DRAM access requires 200x more energy than on-chip memory [17]) and the overhead and bottleneck effect of the data bus is drastically reduced. For example, Arora et al. describe "CoMeFa", a compute-in-memory (CiM) module for FPGA BRAM which managed to reduce energy comsumption by 55%. They placed up to 160 single-bit processing element per BRAM (20kbit) and perform operations in a bit-serial manner instead of the traditional bit-parallel [18]. Similarly, Wang and colleagues present a similar BRAM CiM module which speeds up compute by up to 2.3x at the cost of 1.8% increase in area [19]. A high-level architecture that often uses a number of CiM is known as "dataflow". Unlike the traditional von Neumann architecture, it does not rely on instructions and banks of memory cells to perform the necessary computation, but instead organizes different compute elements sequentially and in parallel to match a model's architecture. For instance, Farabet et al. present a runtime-reconfigurable dataflow architecture based on 9 pipelined "processing tiles" that can be reconfigured in  $\sim 10^4$ - $10^5$  permutations [20].

Another area of research is concerned with the software-hardware co-design opportunities afforded by tight integration between the model and the hardware running its inference. Ding and team describe an impressive design where both the training backpropagation and inference hardware are modified. By ensuring that weight matrices consist of an array of circulant matrices, the team is able to reduce time-complexity of vector-matrix mutliply from  $\mathcal{O}(n^2)$  to  $\mathcal{O}(n\log n)$ . This technique reduced storage needs by 400x-4000x, enabling the model to be stored in on-chip memory and reducing energy consumption by 60x-70x compared to naïve FPGA implementation [17]. Taking a different route, by developing a so-called "Block-Balanced Pruning" technique to pack a pruned weight matrix and its index information in an FPGA BRAM, Qi et al. managed to double inference speed compared to a GPU [21]. Another example of software-hardware co-design is the work by Zhi et al. who developed a "Clipped staircase ReLU" activation function optimized for their custom CiM processing element and use of quantized weights. Their work consumed 5x less energy and 100x-1000x fewer memory accesses [22].

#### 2.3 Lessons From The Literature

The literature reviews presented above offer promising design directions to help reach the design goals. Firstly, a small model is critically missing from the literature since even the smallest model is 16x too large for our project. Secondly, CiM and dataflow architectures are proven techniques to decrease power consumption and offer promising inspiration for the design of the ASIC. Finally, good software-hardware co-design should not be overlooked as it can offer significant gains.

#### 2.4 Problem Statement and Technical Requirements

In light of the background of Section 1 and the literature review of Section 2.3, the problem statement of this thesis is to develop a deep learning model and an ASIC accelerator for automatic sleep staging in order to determine whether such a system can be used in an earpiece-type device for automatic sleep staging. The results of this thesis will guide future development in the field.

Table I indicates precise design goals and their justification, which helps guide design decisions and development effort. For example, to reach the target model size, time will be spent evaluating the impact of hyperparameters to find the combination that gives the lowest size while meeting the desired accuracy. Furthermore, quantization will be explored to reduce model size. For the AI accelerator, since inference power and clock frequency are inversely proportional, we must focus on reducing energy per inference. From first principles, this implies reducing the amount of charge that is displaced within the chip. Since the physical properties are locked for the target 65nm node, we focus on reducing the number of operations, simplifying operations, limiting data movement and reducing control logic.

To determine the average power consumption constraint, the battery capacity of the Airpods Pro, which was found in a teardown to be 0.16Wh, can be considered as a reference [23]. Assuming a goal of 10h of battery life (for a full night of sleep), the overall power consumption must stay below 16mW, on average. The speaker coil driving circuitry will consume most of the power and, leaving enough power budget for the analog front-end and overhead in the system, in addition to a safety factor, 5mW seems like a reasonable target for the accelerator. Regarding the target area and model size, a reasonable chip package for this application is a  $4mm \times 4mm$  Chip-Scale Package (CSP). According to IPC standard J-STD-012, a CSP overall area is no more than 120% of the die, which leaves  $13mm^2$  of die area [24]. To further contextualize, Apple's H1 processor, which is used in the Airpods Pro, has a similar die area of  $12mm^2$  [25].

Again, a significant portion will be consumed by the coil driver, RISC-V processor and memory. Therefore, a maximum area of 10%, or  $1.5mm^2$ , for the accelerator seems to be a safe option. According to Liu and Kursun, the area of a standard 6T SRAM cell is  $0.75\mu m^2$  [26]. To leave enough area for the compute elements, controllers and routing, reserving 50% of the accelerator area to weights is reasonable. Thus, with  $0.75mm^2$  that can be allocated to weights, the total model size can be 1Mb, or 125kB,ignoring memory access overhead. Finally, as mentioned above the accuracy should be close to published literature in this field to provide effective treatment. For this, 80% is a reasonable goal. Current PSG divides the night in 30s "sleep epochs". To limit too much of an offset between the end of a 30s epoch and its predicted sleep stage (essentially a phase offset), which would add inaccuracy to the overall system and potentially reduce its effectiveness,


Table I: Design goals for AI model and ASIC accelerator

Type	Goals	Justification
Model	Size < 125 kB Accuracy > 80%	Help reach ASIC area/power goals Competitive with state-of-the-art
ASIC	$P_{ m avg} < 1.5   m mW$ $A_{ m total} < 1.5   m mm^2$ $T_{ m inference} < 3   m s$ $F_{ m Max} > 200   m MHz$	System to function for whole night Fit in ear (65nm node) Maximum phase offset of 10% Compatibility with rest of system

a maximum phase offset of 10% (3s) is appropriate. Finally, a clock of 200MHz is a typical upper-bound for low-power microcontrollers-type systems. To avoid needing two separate clock domains, which entails more area and power, the accelerator should be able to run at  $200 \mathrm{MHz}$ .

# 3 How to Design an AI Accelerator

This section describes the workflow used for this project, which was divided into three main steps: model prototyping, accelerator functional simulation and accelerator hardware implementation. The tools used in each step are described in the following sections. The goal is to expose progressively more layers of abstraction to make hardware/software co-design and debugging easier. As can be seen in Figure 3, these three steps allow iterations to converge on a design that meets the requirements described in Section 2.4.



# 3.1 Model Prototyping, Data Processing and Accuracy Measurements

The first step in designing an accelerator is prototyping the model that the accelerator will run. Here, we prioritize productivity of development and profiling over performance.

In this project, the model was developed in TensorFlow, a widely-used Python framework maintained by Google. Its popularity implies that it has a large community of developers and is well-documented. TensorFlow also provides a high-level API that allows for rapid prototyping of models. Furthermore, it easily converts to TensorFlow Lite, which is compatible with the Google Edge TPU device that will be used as a reference point of available commercial hardware. The model was developed in Python 3.11 and TensorFlow 2.14. The model was trained on the Montreal Archive of Sleep Studies (MASS) SS3 dataset, which contains 62 nights of Polysomnography (PSG) recordings with 21 Electroencephalography (EEG) channels [27]. The 16-bit raw PSG data was preprocessed manually with the following steps:

- Pruning of epochs of unknown sleep stage.
- Downsampling from 256Hz to 128Hz to reduce model size and inference energy.
- Filtering with 60Hz notch filter to remove noise from AC mains coupling.
- Filtering with 0.3-100Hz bandpass filter to remove noise (as recommended in [28]).
- Offset by half of the scale to replicate the unsigned 16-bit format expected from the Analog-to-Digital Converter (ADC) in the final hardware.

In addition, the two light sleep stages (N1 and N2) were merged into one stage to simplify the model. Finally, the nights were concatenated and shuffled. All training and hyperparameter search took place on the Compute Canada Cedar cluster through remote SSH access.

Accuracy against PSG ground truth was assessed through repeated 31-fold validation: the model is trained on 60 nights and tested on the remaining two nights. The best accuracy of 5 runs is recorded, and the process is repeated another 30 times until all pairs of nights have been tested. The training set represents 90% of the 60 training nights. The final accuracy is the average of the best accuracies of each validation fold. This provides measurements that are robust against night-to-night variability in the dataset and resulting inference performance. Table II shows the hyperparameters used for training the model. These have been empirically determined to yield the best accuracy with reasonable training time. Figure 3.1 shows the accuracy of the model as a function of the number of epochs, which is shown to converge at around 100 epochs. Furthermore, 3.1 indicates that a dropout rate of 30% is optimal for this model.

## 3.2 Accelerator Functional Simulation

To prototype the accelerator architecture, run more accurate studies to determine the impact of design choices and write the model in a way that can be easily translated to




Table II: Training hyperparameters for vision transformer model

Hyperparameter	Value
Learning rate schedule	$\sqrt{d_{model}} * min(\sqrt{step}, step/4000^{1.5})$
Initial learning rate	0.001
Batch size	16
# of epochs	100
Dropout rate	30%
Class weights	$1.0 \forall \{Wake, REM, N1/N2, N3/N4\}$
Optimizer	Adam
Data downsampling	$256 \mathrm{Hz} \rightarrow 128 \mathrm{Hz}$
Data filtering	60Hz notch $\rightarrow$ 0.3-100Hz bandpass $\rightarrow$ 16b quantization

hardware, a functional simulation was written. The simulation is written in C++ and, in the aim of helping subsequent SystemVerilog development, uses a similar structure to the SystemVerilog code (cycle-level parallelism, use of FSM, limited function calls). It is organized identically to the hardware design, with a master module controls high-level operation of CiM modules. It also makes use of compute modules written using the same fixed-point format and approximation as the hardware. This functional simulation is used to collect metrics that are difficult to measure in hardware, such as the distribution of inputs to certain operations, the distribution of intermediate results, the exact number of all types of operations, etc. This information can be used to optimize the hardware design. Finally, it provides an easy way to validate the operations by cross-checking each step with reference outputs from the TensorFlow model. The only non-standard libraries used are armadillo for compute verification, HighFive for Hierarchical Data Format 5 (HDF5) file I/O (storing model parameters and EEG data) and rapidcsv for Comma-Separated Values (CSV) file I/O (storing fixed-point accuracy study results).

# 3.3 Accelerator Hardware Implementation

The final step in the workflow is the hardware implementation of the accelerator. The hardware is written in SystemVerilog and uses the same structure as the functional simulation. SystemVerilog was chosen as it provides many more "quality of life" features than plain Verilog, such as classes, interfaces, packages, assertions, etc., resulting in higher-quality and more productive code. Several tools are used to design the hardware:

- Verilator: Register Transfer Level (RTL) compiler and linter.
- CocoTB: Python testbenching framework.
- GTKWave: Value Change Dump (VCD) waveform viewer.

- ARM Artisan Physical IP: SRAM compiler.
- Synopsys Design Compiler: Synthesis and performance evaluation tool.

The first three tools are open-source and compatible with all major operating systems, providing a familiar, local and OS-agnostic development environment. The last two tools are proprietary and are used to evaluate the performance of the design against requirements.

# 4 Vision Transformer Model Design

This section describes the architecture of the vision transformer model used in this thesis, which is shown Figure 4. Since sleep staging as presented here is a "sequence-to-one" problem, feedback is not applicable and thus the decoder stack present in a more traditional transformer is not needed. The patch divide step and first dense (known as "patch projection" in [29]) step are performed as data comes in from the EEG ADC to reduce temporary storage usage. The patch divide step splits the input into 60 patches of 64 samples. The resulting nearly square matrix helps maximize utilization of the accelerator described in section 5, yielding shorter inference time and lower inference energy. The patch projection step adds a layer of learned weights to the input to allow the model to capture more complex features from the input waveform. The projection depth is known as "embedding depth" or d\_model and is a hyperparameter of the model. The model uses an embedding depth of 64, which was determined through hyperparameter search to yield accuracies similar to embeddeding depths of 32 or 128 (see Figure 5a) but offers lower energy consumption when paired with 60 patches. The model then applies a learned 1D positional embedding to the patches to allow the model to learn encoder positional infromation to the EEG stream. The model then applies a single encoder layer consisting of a Multi-Head Self-Attention (MHSA) and Multi-Layer Perceptron (MLP) layer. Figure 5b shows that accuracy does not increase as more encoder layers are added, so the model uses only one encoder layer to reduce the model size. The two LayerNorm layers first normalize the inputs to a Gaussian over the second dimension, and then scale and shift the normalized values using learnable parameters with the goal of faciliting learning and containing compute unit inputs throuh reducing covariate shift. The MHSA layer uses a triplet of three-dimensional weights (known as "key", "query", "value") to favour certain regions of the encoder input. The MHSA layer contains the majority of the weights in the model and is the most computationally expensive part of the model. The third dimension of the weights is known as the "number of heads", and the model uses 8 as it was found to yield the highest accuracy as seen in Figure 5c. The MLP head layer is a simple parametrized sequence of dense layers. Here, a single matrix was found to yield the highest accuracy. The final dense and softmax layer is used to map the model output to the sleep stage classes. Finally, the model takes the window average of the last three softmax vectors to stabilize the sleep stage noise. This addition has increased the model's accuracy by 2.5% and is a novel technique in sleep staging models. Table III summarizes the hyperparameters of the model.

Figure 4: High-level transformer architecture for in-situ sleep staging assets/ViT.png



Figure 5: Hyperparameter search results for the vision transformer model

Table III: Metrics and hyperparameters for vision transformer model

Metric	Value
Input channel	Cz-LER
Size (# of weights)	31,589
Sampling frequency	128 Hz
Clip length	30s
Patch length	64 samples
Embedding depth $(d_{model})$	64
# of attention heads	8
# of encoder layers	1
MLP dimension	32
MLP head depth	1
Output averaging depth	3 samples

#### 5 ASIC Accelerator Architecture

This section describes and justifies the design of the ASIC accelerator that will run the vision transformer model. It is split into several sections to describe the various aspects of the accelerator. A high-level overview of the accelerator is shown in Figure 6. As can be seen, it comprises a single Master module responsible for interfacing with the host system and number of so-called Compute-in-Memory (CiM) modules that perform the actual computation and a shared bus for data and control signals. For reference, the memory for shared parameters and intermediate results occupies 65% of the area, the compute units occupy 20% of the area and the control logic occupies 15% of the area.

#### 5.1 Centralized vs. Distributed Architecture

The first major design aspect of the accelerator is whether to use a centralized or distributed architecture. A centralized architecture has a single compute unit that performs all operations and a single memory bank, while a distributed architecture has multiple compute units, each with their own memory. Of course, linear algebra lends itself very well to parallelization as each Mulitiply-Accumulate (MAC) operation is independent of the others. The centralized architecture is simpler to design, has less overhead and lower area, but is much slower. It is relatively hard to accurately predict the Power, Performance and Area (PPA) of different architectures before implementation. However, designing a distributed architecture first can be a good starting point as it can easy be scaled up and down to optimize the design. This is the reason this design uses a distributed architecture.

The design uses 64 CiM to maximize Processing Element (PE) utilization of the ASIC.



Figure 6: High-level architecture of the ASIC accelerator

Indeed, most weights and intermediate results matrices have at least one dimension that is 61 (number of patches + classification token) or 64 (embedding depth of the model). With 64 CiM, all vector operations can be computed at once, avoiding extra overhead for control and data movement while limiting the amount of unused silicon.

#### 5.2 Data and Control Bus

The data and control bus is a bidirectional bus that connects the Master module and all the CiM modules. Once device may communicate at a each and each is connected to the bus through tri-state buffers. The bus is 58 bits wide and contains different fields, as summarized in Table IV. There are 10 different operations Op, as described in Appendix A. The bus being directly connected to all modules allows for two important features: broadcast and synchronization. There are two types of broadcast: dense and transpose. Dense broadcast is used to send the same data to all CiM modules and is used during matrix-matrix multiplications, while transpose broadcast is used to transpose the matrix (a CiM holds a row instead of a column). The CiMs are autonomous with these operations. They do not need do not need involvement from the Master other than to start the operation. Synchronization is maintained with the START\_PISTOL broadcast, which instructs the CiMs to go to the next step in their Finite State Machine (FSM).

Table IV: Fields of the data and control bus

Field Width (bits)		Description		
0p	4	Opcode of the instruction/data		
ID	6	ID of the sender or target CiM		
Data	$3 \times 16$	Data (up to $3 \times Q6.10$ )		

#### 5.3 Master Architecture

The Master module is responsible for interfacing with the host system. It is a simple module that receives signals from the host microprocessor to start parameter load and start a new inference. It also interfaces with the external memory holding the parameters and the ADC in the EEG Analog Front-End (AFE). It is responsible for directing the CiM to perform dense or transpose data broadcasts and for synchronizing their high-level (step-by-step or multi-step) operations.

#### 5.4 Compute-in-Memory: Architecture

The CiM module is the heart of the accelerator. It is responsible for performing the actual computation. Each CiM module has its own memory for intermediate results and parameters along with control logic and several compute units needed to perform all computation in the model. The CiM module is designed to be as autonomous as possible to limit control overhead. It follows the dataflow model of computation, where data is passed from one step of the inference to the next without Master involvement, unless data needs to be broadcast or transposed. The following sections describe different aspects of the CiM module.

# 5.5 Compute-in-Memory: Memory

The CiM module contains two single-port memory banks: one for intermediate results and one for parameters containing 848 and 528 words, respectively. Having two separate banks allows for simultaneous read/write to both banks. The memory is generated by ARM's Artisan IP memory compiler and is 65nm 6T SRAM 0.525µm². It has an aspect ratio of 4, which, as seen in Figures 7 and 8, provides the lowest overhead for the given capacity. The memories are single-cycle. They can also be switched into a low-power mode when not in use. Table V shows various metrics of the memory banks for operation at 1.0V and 25°C. The CiM stores lookup tables for the addresses of the weights and intermediate results in distributed registers. These consume



Figure 7: Area of memory banks vs capacity for different aspect ratios



Figure 8: Overhead of memory as a fraction of total area for different aspect ratios

Table V: Area, leakage power and cycle of the SRAM memory banks

Metric	528 words	848 words
Area	$16682.54 \mu m^2$	$22124.25 \mu m^2$
Leakage (nominal)	$0.122\mathrm{mW}$	$0.173\mathrm{mW}$
Leakage (data retention)	$0.0754\mathrm{mW}$	$0.055\mathrm{mW}$
Cycle time	$0.852 \mathrm{ns}$	$0.865 \mathrm{ns}$

## 5.6 Compute-in-Memory: Fixed-Point Accuracy

All computation in the CiM module is done in fixed-point format. The model uses Q22.10 format, which has 22 integer bits (including one sign bit) and 10 fractional bits for temporary results internal to the compute modules and Q6.10 for storage. This format was chosen because it significantly reduces the area and power consumption of the accelerator compared to floating-point format. The fixed-point format is also sufficiently accurate for the model. To determine the accuracy of the fixed-point format, an error study was conducted on the functional simulation. Using the fpm library, all data operations were performed in fixed-point format. The model was ran on a randomly-selected night of sleep data and the output was compared to the output of the TensorFlow model and the ground truth. Figure 9 shows the error of the fixed-point format compared to the ground truth as a function of the number of fractional bits (on a 32-bit fixed-point number). As can be seen, the accuracy peaks at 8 bits of fractional precision, only 1.0% below the accuracy of the TensorFlow model (which uses 32-bit floating-point format). We can also notice that accuracy drops significantly starting at 19 fractional bits. This is because some intermediate results overflow when the numbers have less than 12 integer bits, especially because of operations such as MAC, softmax and LayerNorm, which accumulate numbers over a length of 64. One limitation of the fpm library is that it can only represent numbers with a total bit count of 4, 8, 16, 32 or 64 bits, so the ideal number of integer bits cannot precisely be determined. The hardware uses Q8.8 (16-bit) for storage and Q22.10 (32-bit) for computation. The computation format uses more integer bits to avoid overflow errors discussed above and two additional fractional bits to avoid inaccuracies caused by divide by zeroes.

## 5.7 Compute-in-Memory: Compute Modules

This section describes the design and performance metrics of the various compute Intellectual Property (IP) modules used in the design. Each is custom-designed for this project. Each module works with signed (2's complement) fixed-point representation. To avoid overflow, the modules use internal temporary variables of fixed-point format Q22.10. Table VI shows the performance metrics of the compute modules. The working principles of




Figure 9: Model accuracy vs number of fractional bits in fixed-point format

each modules is described briefly in subsequent sections.

Note that all measurement in Table VI are given for standard 65nm Taiwan Semi-conductor Manufacturing Company (TSMC) process with a 100MHz clock. To determine these metrics, the following methodology was used with Synopsys Design Compiler 2017.09 running on UofT's EECG cluster:

- Area: Synthesis with the area optimization effort set to high, and the area was extracted from the report\_area command report.
- Cycle/op: The latency was observed when running a single operation on a presynthesis simulation.
- Energy/op: A single-instance testbench running 10000 operations was designed, and a .saif file was generated from the VCD dump file of the testbench using Synopsys' vcd2saif utility. This provides an average activity factor for each node, yielding an accuracy that is adequate for this discussion. The energy per operation was calculated by multiplying the total dynamic power by the time to complete the 10000 operations, divided by 10000.
- Leakage power: Synthesis with the power optimization effort set to high, and the leakage power was extracted from the report\_area command report.
- $F_{max}$ : The report\_timing command was used to determine the maximum frequency of the design.

Table VI: Performance metrics of the compute modules

Module	Area	Cycle/op	Energy/op	Leakage power	$F_{max}$
Adder	$450.4 \mu m^2$	1	$0.99 \mathrm{pJ}$	11.87μW	6.67GHz
Multiplier	$3535.2 \mu m^2$	1	$7.05 \mathrm{pJ}$	$90.50 \mu W$	$1.59\mathrm{GHz}$
Divider	$1719.9 \mu \mathrm{m}^2$	35	$23.44 \mathrm{pJ}$	$34.56 \mu W$	$1.11\mathrm{GHz}$
Exponential	$2442.2 \mu m^2$	24	$62.73 \mathrm{pJ}$	$47.10 \mu W$	$7.14\mathrm{GHz}$
Square Root	$1325.2 \mu m^2$	17	$18.32 \mathrm{pJ}$	$26.30 \mu W$	$0.758\mathrm{GHz}$
$\mathrm{MAC^{1}}$		386	$820.20 \mathrm{pJ}$		_
$\mathrm{MAC}^2$	$3129.8 \mu \mathrm{m}^2$	391	$839.32 \mathrm{pJ}$	$69.40 \mathrm{pJ}$	$2.17\mathrm{GHz}$
$\mathrm{MAC^3}$	_	456	$941.68 \mathrm{pJ}$	_	_
Softmax	$2341.1 \mu m^2$	2024	$1972.5 \mathrm{pJ}$	$51.47 \mu W$	$1.20\mathrm{GHz}$
LayerNorm	$3836.89 \mu m^2$	1469+494	$1705.7 \mathrm{pJ}$	$78.39 \mu W$	$0.877\mathrm{GHz}$
Total	$18780.69 \mu m^2$	N/A	N/A	$409.59 \mu W$	0.758GHz

<sup>&</sup>lt;sup>1</sup> No activation function applied

It must be noted that the measurements for all composite compute units (i.e. units that make use of shared resources) exclude the area/power/etc. of the shared resources. Including them would result in misleadingly high figures, given that they are explictly designed to share resources. The total area of the CiM provides figures more representative of this integration.

#### 5.7.1 Adder

The adder is a single-cycle, combinational module that adds two fixed-point numbers. It uses a ripple-carry adder architecture. The adder has a latency of 1 cycle, which simplifies the logic that uses it. It also provides an overflow flag. To reduce dynamic power consumption, the adder only updates its output when the refresh signal is high.

#### 5.7.2 Multiplier

The multiplier is very similar to the adder. One difference is that it uses Gaussian rounding (also known as banker's rounding). This rounding method rounds 0.5 to the nearest even number. This reduces the bias in the output that is commonly observed with standard rounding methods, which is particularly important in MAC operations where the error can accumulate. The multiplier also has a latency of 1 cycle and provides an overflow flag. Like the adder, the multiplier only updates its output when the refresh signal is high.

<sup>&</sup>lt;sup>2</sup> Linear activation function applied

<sup>&</sup>lt;sup>3</sup> Swish activation function applied

#### 5.7.3 Divider

The divider is more complicated than the adder and multiplier. It performs bit-wise long-division and has a latency of N+Q+3 cycles, where N is the number of integer bits and Q is the number of fractional bits. The divider also provides flags for overflow and divide-by-zero and done/busy status signals. The module start division on an active-high pulse of the start signal and provides the result when the done signal is high. The divider module is mostly used in the MAC module during computation of the Swish activation function.

#### 5.7.4 Exponential

The exponential module computes the exponential  $e^x$  of a fixed-point number x. It uses a combination of the identities of exponential and a Taylor series approximation around zero to compute the exponential. Specifically, the module transforms the exponential as such:

$$e^x = 2^{\frac{x}{\ln(e)}} = 2^z = 2^{\lfloor z \rfloor} 2^{z - \lfloor z \rfloor} \tag{1}$$

The compute can then easily compute  $2^{\lfloor z \rfloor}$  as an inexpensive bit-shift operation and  $2^{z-\lfloor z \rfloor}$ as a Taylor series approximation. To determine a reasonable number of terms to use for the Taylor series expansion, an accuracy study was ran. Figure 10 shows the relative error of the exponential module as a function of the order of the Taylor series expansion for both fixed-point (Q22.10) approximation and float (64b) approximation. As can be seen, the error decreases with an increase in the order of the expansion. However, for the fixed-point approximation, it converges to a minimum error of 0.992%. This is because the quantization of fixed-point dominates the Taylor series error. Therefore, using a 3rd order Tarlor series expansion to appriximate the exponential function is a good balance between accuracy and latency/energy. Note that these error was measured over the input range of [-4, 4]. According to the functional simulation, this corresponds to roughly  $\pm 3$ standard deviations from the mean of inputs to the exponential function. To further speed up the computation, the exponential module uses a lookup table to store the Taylor series coefficients as well as 1/ln(e). To reduce area, the exponential module does not instantiate its own adder and multiplier modules. Rather, it accesses the adder and multiplier modules in the CiM module shared with other compute units. The latency is 24 cycles.

#### 5.7.5 Square Root

The square root module computes the square root of a fixed-point number using an iterative algorithm. It has a latency of (N+Q)//2+1 cycles, where // denotes integer division. The module provides flags for overflow and negative radicand and start/busy/done sig-




Figure 10: Approximation error of the exponential vs Taylor series expansion order

nals. The module starts computation on an active-high pulse of the **start** signal and provides the result when the **done** signal is high.

#### 5.7.6 Multiply-Accumulate

The MAC module performs a vector dot-product for a given pair of base addresses for the data and length of the vector and applies a selectable activation function to the result. Similar to the exponential module, it uses shared adder, multiplier, divider and exponential modules in the CiM module. It can implement three activation functions: none, linear and Swish. For a nominal length of 64 (which corresponds to the embedding depth of the model, a very common value for matrix dimensions in the model) and Q22.10 formate, the latencies are 386, 391 and 456, respectively. Note that, although the Swish activation function comprises a divider operation, the MAC compute latency can still be kept fairly short because the divisor is the same for all elements. The module can thus perform the division once and multiply by the inverse, which is a single-cycle operation. Finally, the MAC module can be directed to choose the second vector from weights or intermediate results memory.

#### 5.7.7 Softmax

The softmax module computes the softmax function of a vector of fixed-point numbers. Similarly to the MAC module, it uses shared adder, mulitplier, divider and exponential modules and provides busy and done signals. For a 64-element Q22.10 vector, the latency

is 2024 cycles. This is significantly longer than other vector compute modules such as the MAC because, in the softmax operation, each element is exponentiated individually.

#### 5.7.8 LayerNorm

The final compute module is the LayerNorm module. It computes the Layer Normalization of a vector of fixed-point numbers. As described in section 4, the LayerNorm operation consists of a normalization of the vector on the horizontal dimension followed by scaling and shifting using learnable parameters on the vertical dimension. Because each CiM module stores one vector at a time, the LayerNorm operation must be separated into two stages with a matrix transpose broadcast between the two. The latency for the first half is 1469 cycles and the latency for the second half is 494 cycles. The module provides busy and done signals and is controlled with a half-select and start pulse signals. Because the length of the vector is constrained to be a power of two, the module uses bit-shifting instead of division for the normalization operation to decrease latency and energy per operation.

#### 5.8 Clock Gating

This design makes use of clock gating, which is a technique to reduce dynamic power consumption by disabling the clock signal to modules that are not in use. This is handled automatically by the Synopsys Design Compiler tool.

# 5.9 A Note About Software-Hardware Co-Design

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## 6 Results: Evaluation of Performance Metrics

This presents and discusses the most salient aggregate high-level results of the model and hardware design shown in Table VII. It can be seen that the model meets the requirements summarized in Table I. Indeed, the model size (31.59kB) is below the 125kB target, and the accuracy (82.87%) is higher than the 80% target. It is also nearly  $32\times$  smaller than the smallest state-of-the-art model for automatic sleep staging presented by Eldele *et al.*, which has 500000 32-bit floating point parameters [8].

The ASIC accelerator meets some of the requirements. The inference latency (6.97ms) is well below the maximum allowed latency of 3s. The PE utilization (50.8%) of the accelerator suggests that there is non-negligible time overhead (mostly from inter-CiM communication) that could be reduced in future work. The toral area is 3.86mm<sup>2</sup>, which is above the target of 1.5mm<sup>2</sup>. The effective power is below the ceiling of 5mW.

The effective total power considers the effects of power gating, which is a common technique used in modern processors to reduce power consumption. The idea is to turn off power to the ASIC accelerator when it is not in use through one or more low-side N-Channel Metal Oxide Semiconductor (MMOS) (known as a "sleep transistor"). Investigating this technique for 65nm Complimentary Metal Oxide Semiconductor (CMOS) technology, Sathanur et al. found that leakage power can be reduced by up to 95% using power gating [30]. The effective total power is calculated as the sum of the average dynamic power from inference energy and the leakage power pro-rated with power gating. It assumes a sleep epoch duration of 30second. The average dynamic power is computed for an inference with the techniques of analyzing a VCD file as described in Section 5.

With an inference latency of 6.97ms and a sleep epoch duration of 30s, the ASIC accelerator only runs for 0.0232% of the time, meaning that the effective leakage power is reduced by up to 94.98%, reducing the effective leakage power to 2.947mW. The accelerator consumes a total of 63.07mW during inference, which is reduced to 3.046mW with power gating. The energy per inference is 433.29μJ.

Table VII: Principal results of the model and hardware design

Metric	Value	Meets requirement?
31-fold accuracy	82.87%	Yes
# of parameters	31,589	Yes
Size	63.18kB	Yes
Inference latency	6.87ms	Yes
Area	$3.86\mathrm{mm}^2$	No
PE utilization	50.8%	N/A
Leakage power	$56.48 \mathrm{mW}$	N/A
Average dynamic power	$6.59 \mathrm{mW}$	N/A
Effective total power	$3.046\mathrm{mW}$	Yes
Energy/inference	$433.29 \mu J$	N/A
$F_{Max}$	758MHz	Yes

# 7 Results Analysis & Future Work

Based on the design and results discussions of Sections 4, 4 and 4, the designed as presented is not recommended to be used further for the sleep staging earpiece project. This section discusses suggested improvements and future work to maximize the utility of this project. Tables VIII and IX summarize the suggested improvements and attempts to quantify their benefit wherever reasonable.

# 7.1 Vision Transformer Model Improvements

The vision transformer can be improved in different ways, from training to simplification of operations. Firstly, the model could be pre-trained on the Stanford Technology Analytics and Genomics in Sleep (STAGES) dataset [31], which contains PSG recordings from 1500 patients, significantly more than the 62 nights available in the dataset (MASS SS3 [27]) currently used. Although MASS is widely used for model benchmarking, it is worthwhile to try pre-training the model on STAGES and perform transfer learning and k-fold validation on the MASS dataset. In addition, the model should be trained and validated on the Expanded Sleep-EDF dataset, which is the most widely used dataset in the literature [32]. Once the annotated EEG data measured in-ear is available, the model will need to be trained on the new dataset. Weight pruning could further reduce the size of the model. Pruning consists of eliminating a subset of weights to reduce model size and compute with minimal loss of accuracy at the cost of more complicated control logic. In some cases, pruning may also increase accuracy. Indeed, Chen et al. applied 50% pruning on DeiT-Small, a vision transformer model, and observed a 0.28% accuracy boost. Furthemore, it would be beneficial to eliminate the  $\gamma$  and  $\beta$  learned parameters used to

scale and shift the normalized values in the three LayerNorm steps. These add six broadcast transpose operations to the inference, which represents 9.69% of the total inference time and effective total power. Finally, it would be beneficial to explore an architecture that uses more than one EEG electrode or different input signals such as heartrate or temperature as a means of increasing accuracy further. Most models in the literature use 2-5 electrodes [33], [34], [33]. This improvement is particularly relevant given the earbud form factor which can accommodate multiple contact eletrodes and other biosignals. Indeed, in the summer of 2023, Apple was granted a patent for an in-ear "biosignal sensing device" covered with different types of electrodes such as Electromyography (EMG), Electrococulography (EOG), Electrocardiography (ECG), Blood Volume Pulse (BVP) and Galvanic Skin Response (GSR) [35]. This modification will undoubtedly increase the area and latency.

Table VIII: Suggested improvements to the model and their potential benefits

Improvement	Accuracy $\Delta$	Latency $\Delta$	Area $\Delta$
STAGES and Expanded Sleep-EDF	Unknown	No change	No change
Weight pruning	Unknown	$\downarrow$	$\downarrow$
$\gamma$ and $\beta$ elimination	Unknown	$0.666 \mathrm{ms}/\text{-}9.69\%$	No change
Additional channels and electrodes	$\uparrow$	$\uparrow$	<b>↑</b>

It would also be important to rewrite the model in efficient C code and run on a microcontroller to determine how far of requirements can a firmware approach might be. Multiple authors have published relevant work for the RISC-V **ISA!** (**ISA!**), such as an extension to handle vector operations [36] or compilation support for a RISC-V + CGRA heteregenous architecture [37]. Running the model on a microprocessor would save the significant development and verification effort of an ASIC accelerator and allow for a more flexible design since the model could be changed with a firmware update. However, the power consumption and area of a vector- or CGRA-augmented microcontroller may be higher than the ASIC accelerator.

# 7.2 Accelerator ASIC Improvements

The bulk of suggested improvements to this project are in the hardware design. It can be made much smaller and more power-efficient. The first recomendation is to use a centralized architecture for the memory. This will save significant area and leakage power mainly from the reduction of memory overhead and deduplication of lookup-tables used to store addresses. Specifically, for centralizing memory alone, Figure 8 shows that, using two banks holding 15,794 words (enough to contain the full model) and 4 banks for the intermediate results will reduce the memory overhead from 49.5% (weighted average of

the overhead of the parameters memory and the weights memory in the current CiM architecture) to 12.0%, saving 0.931mm<sup>2</sup>. The total leakage will also decrease by 13.75mW. Centralizing the memory will also slightly reduce the inference latency since some compute elements that operate on two intermediate results, such as some configurations of the MAC will be able to load the data in parallel. However, this reduction is expected to be small.

The second recommendation is to use a centralized compute architecture with a single instance of each of the compute elements of Section 5.7. According to Table VI, this will save  $1.183 \text{mm}^2$  of area and 25.80 mW of leakage power. The dynamic power will also decrease slightly due to reduction in wiring, although an exact figure is hard to estimate without an implemented design. Although inference time will increase, it will remain far under the requirement of 3s. In fact, the inference time is expected to be less than 64 times longer than the distributed architecture. Indeed, as mentionned in section 6, the CiM spends roughly 50.8% percent of its time in compute. The rest is mainly data broadcast. In data broadcast, the majority of the time (4/7 cycles) is spent waiting for data from the single-port memory. With the centralized memory banks and a careful addressing scheme, the inference time is expected to increase by  $64 \times (1-0.508*4/7) = 45.42 \times$  or 0.312 s, which is the same as the current design.

The complete centralization of the memory and compute will eliminate the need for the bus. This will save area and power, although the exact amount is hard to estimate without an implemented design. Finally, it may be interesting to explore the impact of using a different Q format for the weights and intermediate results at different layers in the model. The current design uses a constant Q6.10 format for stored data. It may be possible to use fewer bits overall if the Q format can be adjusted for layers that are known to produce large numbers. This can save storage area and shrink the compute units; however, it will increase the complexity of the control logic and require storing the Q format to use. The net impact is hard to estimate without a design, and is expected to be fairly small so this recommendation should not be prioritized. For this, the functional simulation of the accelerator should be extended to perform the study. Shifting away from the fpm library to a more flexible fixed-point library or writing one from scratch to properly emulate non-powers-of-two bitwidth will be necessary to implement this change.

A key insight from Section 6 is that the leakage power represents 96.7% of the effective power consumption. The key factor to effective power consumption is thus power gating effectiveness. To reduce it further and extend battery life of the final device, the power gating investigation of [30] should be extended to further reduce leakage, perhaps by cascoding sleep transistors or adjusting their body bias to shift their threshold voltage and reduce subthreshold conducton. Stacking transistors will reduce  $F_{Max}$  and increase dynamic energy given the increase in resistance and capacitance, but given that both these metrics are well below their constraints, this is acceptable. Cascoding sleep transistors

will also increase area.

Table IX: Suggested improvements to the ASIC accelerator and their potential benefits

Improvement	Dynamic energy $\Delta$	Leakage $\Delta$	Latency $\Delta$	Area $\Delta$
Centralized memory	Slight ↓	-13.75 mW	Slight ↓	$-0.931 \text{mm}^2$
Centralized compute	Slight $\downarrow$	$-25.80 \mathrm{mW}$	+0.305s	$-1.183 \mathrm{mm}^2$
Bus elimination	Slight $\downarrow$	Slight $\downarrow$	No change	Slight $\downarrow$
Optimize Q format	Indeterminate	Indeterminate	Indeterminate	Indeterminate
Power gating	Slight ↑	Significant $\downarrow$	Slight ↑	Slight ↑

With the quantified suggested improvements, the leakage power of the ASIC would be reduced from 56.48 mW to 16.93 mW. Ignoring improvements to power gating, this reduces the effective power consumption to from 3.046 milliW to 0.848 milliW, a 72.2% reduction. The area would decrease from  $3.86 \mu \text{m}^2$  to  $1.746 \mu \text{m}^2$ , a 54.8% reduction, which is just over the objective of  $1.5 \mu \text{m}^2$ .

Sections 6 and ?? have shown that the current design is not suitable for the sleep staging earpiece project as is. However, there is a clear path forward to design an AI accelerator with significantly reduced power consumption and area, which are the two most important metrics for the earpiece project.

## 8 Conclusion

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## References

- [1] Xilin Liu and Andrew G Richardson. "Edge deep learning for neural implants: a case study of seizure detection and prediction". In: *Journal of Neural Engineering* 18.4 (2021), p. 046034.
- [2] Jean-Philippe Chaput, Jessica Yau, Deepa P. Rao, et al. "Prevalence of insomnia for Canadians aged 6 to 79". In: *Health Reports* 29.12 (2018).
- [3] Ho-Kyoung Yoon. "Neuromodulation for Insomnia Management". In: Sleep Medicine and Psychophysiology 28.1 (2021), pp. 2–5.
- [4] Jessica Vensel Rundo and Ralph Downey. "Chapter 25 Polysomnography". In: Clinical Neurophysiology: Basis and Technical Aspects. Ed. by Kerry H. Levin and Patrick Chauvel. Vol. 160. Handbook of Clinical Neurology. Elsevier, 2019, pp. 381–392. DOI: https://doi.org/10.1016/B978-0-444-64032-1.00025-4. URL: https://www.sciencedirect.com/science/article/pii/B9780444640321000254.
- [5] Huy Phan and Kaare Mikkelsen. "Automatic sleep staging of EEG signals: recent development, challenges, and future directions". In: *Physiological Measurement* 43.4 (2022), 04TR01.
- [6] Micheal Dutt, Surender Redhu, Morten Goodwin, et al. "SleepXAI: An explainable deep learning approach for multi-class sleep stage identification". In: *Applied Intelligence* 53.13 (2023), pp. 16830–16843.
- [7] Mingyu Fu, Yitian Wang, Zixin Chen, et al. "Deep learning in automatic sleep staging with a single channel electroencephalography". In: Frontiers in Physiology 12 (2021), p. 628502.
- [8] Emadeldeen Eldele, Zhenghua Chen, Chengyu Liu, et al. "An attention-based deep learning approach for sleep stage classification with single-channel EEG". In: *IEEE Transactions on Neural Systems and Rehabilitation Engineering* 29 (2021), pp. 809–818.
- [9] USB Accelerator datasheet. Version 1.4. Coral. 2019. URL: https://coral.ai/docs/accelerator/datasheet/.
- [10] Huy Phan, Kaare Mikkelsen, Oliver Y Chén, et al. "Sleeptransformer: Automatic sleep staging with interpretability and uncertainty quantification". In: *IEEE Transactions on Biomedical Engineering* 69.8 (2022), pp. 2456–2467.
- [11] Kai Han, Yunhe Wang, Hanting Chen, et al. "A survey on vision transformer". In: *IEEE transactions on pattern analysis and machine intelligence* 45.1 (2022), pp. 87–110.
- [12] Ashish Vaswani, Noam Shazeer, Niki Parmar, et al. "Attention is all you need". In: Advances in neural information processing systems 30 (2017).

- [13] Yang Dai, Xiuli Li, Shanshan Liang, et al. "MultiChannelSleepNet: A Transformer-based Model for Automatic Sleep Stage Classification with PSG". In: *IEEE Journal of Biomedical and Health Informatics* (2023).
- [14] Yunxiang Hu, Yuhao Liu, and Zhuovuan Liu. "A survey on convolutional neural network accelerators: GPU, FPGA and ASIC". In: 2022 14th International Conference on Computer Research and Development (ICCRD). IEEE. 2022, pp. 100–107.
- [15] Tianshi Chen, Zidong Du, Ninghui Sun, et al. "Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning". In: *ACM SIGARCH Com-*puter Architecture News 42.1 (2014), pp. 269–284.
- [16] Zidong Du, Robert Fasthuber, Tianshi Chen, et al. "ShiDianNao: Shifting vision processing closer to the sensor". In: *Proceedings of the 42nd Annual International Symposium on Computer Architecture.* 2015, pp. 92–104.
- [17] Caiwen Ding, Siyu Liao, Yanzhi Wang, et al. "Circnn: accelerating and compressing deep neural networks using block-circulant weight matrices". In: *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture*. 2017, pp. 395–408.
- [18] Aman Arora, Tanmay Anand, Aatman Borda, et al. "CoMeFa: Compute-in-Memory Blocks for FPGAs". In: 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE. 2022, pp. 1–9.
- [19] Xiaowei Wang, Vidushi Goyal, Jiecao Yu, et al. "Compute-capable block RAMs for efficient deep learning acceleration on FPGAs". In: 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE. 2021, pp. 88–96.
- [20] Clément Farabet, Yann Lecun, Koray Kavukcuoglu, et al. "Large-Scale FPGA-Based Convolutional Networks". In: Scaling up Machine Learning: Parallel and Distributed Approaches. Ed. by Ron Bekkerman, Mikhail Bilenko, and JohnEditors Langford. Cambridge University Press, 2011, pp. 399–419. DOI: 10.1017/CB09781139042918.020.
- [21] Panjie Qi, Yuhong Song, Hongwu Peng, et al. "Accommodating transformer onto FPGA: Coupling the balanced model compression and fpga-implementation optimization". In: *Proceedings of the 2021 on Great Lakes Symposium on VLSI*. 2021, pp. 163–168.
- [22] Ruoyu Zhi, Ryan Jurasek, Wolfgang Hokenmaier, et al. "Opportunities and Limitations of in-Memory Multiply-and-Accumulate Arrays". In: 2021 IEEE Microelectronics Design & Test Symposium (MDTS). IEEE. 2021, pp. 1–6.

- [23] Jeff Suovanen. Airpods Pro Teardown. Tech. rep. Ifixit, 2019.
- [24] Implementation of Flip Chip and Chip Scale Technology. Joint Industry Standard, 1996.
- [25] Ramish Zafar. AirPods 2 Teardown: H1 Chip With Bluetooth 5.0, Same Batteries, and Water-Repellent Coating on Charging Case Board. Tech. rep. Wccftech, 2019.
- [26] Zhiyu Liu and Volkan Kursun. "Characterization of a novel nine-transistor SRAM cell". In: *IEEE transactions on very large scale integration (VLSI) systems* 16.4 (2008), pp. 488–492.
- [27] CEAMS. SS3 Biosignals and Sleep stages. Version V1. 2022. DOI: 10.5683/SP3/9MYUCS. URL: https://doi.org/10.5683/SP3/9MYUCS.
- [28] Akara Supratak, Hao Dong, Chao Wu, et al. "DeepSleepNet: A model for automatic sleep stage scoring based on raw single-channel EEG". In: *IEEE Transactions on Neural Systems and Rehabilitation Engineering* 25.11 (2017), pp. 1998–2008.
- [29] Alexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, et al. "An image is worth 16x16 words: Transformers for image recognition at scale. arXiv 2020". In: arXiv preprint arXiv:2010.11929 (2010).
- [30] A Sathanur, Andrea Calimera, Antonio Pullini, et al. "On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits". In: 2008 IEEE International Symposium on Circuits and Systems. IEEE. 2008, pp. 2761–2764.
- [31] Guo-Qiang Zhang, Licong Cui, Remo Mueller, et al. "The National Sleep Research Resource: towards a sleep data commons". In: Journal of the American Medical Informatics Association 25.10 (2018), pp. 1351–1358.
- [32] PhysioToolkit PhysioBank. "Physionet: components of a new research resource for complex physiologic signals". In: *Circulation* 101.23 (2000), e215–e220.
- [33] Lan Zhuang, Minhui Dai, Yi Zhou, et al. "Intelligent automatic sleep staging model based on CNN and LSTM". In: Frontiers in Public Health 10 (2022), p. 946833.
- [34] Huy Phan, Oliver Y Chén, Minh C Tran, et al. "XSleepNet: Multi-view sequential model for automatic sleep staging". In: *IEEE Transactions on Pattern Analysis and Machine Intelligence* 44.9 (2021), pp. 5903–5915.
- [35] Erdrin Azemi, Ali Moin, Anuranjini Pragada, et al. "Biosignal Sensing Device Using Dynamic Selection of Electrodes". US20230225659A1. 2023.
- [36] Matteo Perotti, Matheus Cavalcante, Nils Wistoff, et al. "A "New Ara" for vector computing: an open source highly efficient RISC-V V 1.0 vector processor design". In: 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE. 2022, pp. 43–51.

[37] Xiaoyi Ling, Takahiro Notsu, and Jason Anderson. "An Open-Source Framework for the Generation of RISC-V Processor + CGRA Accelerator Systems". In: 2021 24th Euromicro Conference on Digital System Design (DSD). 2021, pp. 35–42. DOI: 10.1109/DSD53832.2021.00015.

# A Bus Operations

This section details the instructions that can be performed on the bus in more details than is warranted in the main body of the thesis. Table X describes each instruction along with the fields on the bus.

# **B** Codebase Statistics

It may be interesting to the reader to appreciate the size of the codebase needed to develop a project of similar scale. The code for this project is available in my GitHub repository. The following table provides a breakdown of the number of lines of code in the project.

In addition, there have been 200 commits to the repository.

Table X: Bus operations and their fields

Opcode	Description	Sender	ID	ID Data[0]	Data[1] Data[2]	Data[2]
NOP	No instruction	All	-	ı	ı	ı
PATCH_LOAD_BROADCAST_START_OP	Start loading an EEG patch	Master	0-63	$tx_addr$	Length	rx_addr
PATCH_LOAD_BROADCAST_OP	EEG patch data	CiM	0-63	Data	Data	Data
DENSE_BROADCAST_START_OP	Start dense broadcast	Master	0-63	tx_addr	Length	rx_addr
DENSE_BROADCAST_DATA_OP	Dense broadcast data	CiM	0-63	Data	Data	Data
PARAM_STREAM_START_OP	Start streaming weights	Master	0-63	${ t tx\_addr}$	Length	ı
PARAM_STREAM_OP	Weight data	Master	0-63	0-63 Data	Data	Data
TRANS_BROADCAST_START_OP	Start transpose broadcast	Master	0-63	$\mathtt{tx}\_\mathtt{add}r$	Length	ı
TRANS_BROADCAST_DATA_OP	Transpose data broadcast	CiM	0-63	Data	Data	Data
PISTOL_START_OP	CiM to execute next step	Master	1	ı	ı	ı
INFERENCE_RESULT_OP	Contains inferred sleep stage	CiM #0	0	Sleep stage	ı	ı

Table XI: Line and file count per file type in the codebase

File type	File count	Line count	Percent of total
Python	12	3000	33.7%
SystemVerilog	12	2500	30.4%
C++	12	1250	18.9%
TeX	12	670	8.2%
Shell	12	300	4.3%
Other	12	20	4.5%
Total	60	13,000	100%

## C Reflection on Learnings and Experience Gained

This project has been a significant learning experience for me. I have learned a great deal about artifical intelligence and the design and implementation of hardware systems. I'm including this section to formalize reflections on experience gained, experience I wasn't able to gain and what I would have done differently.

### C.1 Acquired Experience

Firstly, I gained good knownledge in the basics of artificial intelligence through Andrew Ng's Deep Learning Specialization on Coursera and practical experience using Tensor-Flow. I also further reinforced my skills in C++ and SystemVerilog and was able to use industry-standard tools such as Synopsys Design Compiler and ARM Artisan IP. I developed my own local workflow for developing RTL with Verilator, CocoTB and GTKWave, whose flexibility will be a great asset and enabler in my future projects.

That being said, the largest takeway from this project is a direct appreciation for the complexity of hardware-software co-design. This project took me from the high-level frameworks of Python to bit-level arithmetic, FSM and cycle-level parallelism. Through this, I've realized that owning the full-stack is powerful and gives significant design freedom to optimize the system. In turn, this can prove destabilizing as essentially all aspects of the design have compounding pros and cons. It is thus critical to develop flexible, accurate and actionable functional simulations to evaluate small different aspects of th design before committing to a full implementation. I am glad to have done that to some extent with the C++ model and various Python studies, but, in retrospect, more time should have been spent designing and obtaining proxy metrics to determine the ideal high-level architecture. For instance, I did not need to design the full system before being able to obtain PPA figures for the memory and compute units. This would have allowed me to make more informed decisions about the architecture and potentially save time in the

long run. However, I think such learning can only be appreciated once an architect goes through the full design cycle at least once, so I am glad to have had the opportunity to earn this wisdom, which I will carry in future projects. I'm realizing that a informed, complete, analysis of a design without necessarily implementing it is more insightful and and impactful than a somewhat underdiscussed but working design

### C.2 Topics Warranting Further Exploration

I would have liked to have had more time to explore design synthesis and implementation. I only managed to make use of Design Compiler and Artisan IP for about six weeks, and I would have liked to be able to learn more about its different features, optimization strategies and how to contol it. I would have also liked to have had more time to explore the impact of different of memory compilation. Finally, this project stopped at design synthesis. Implementation and post-routing simulations are another area that I did not have time to explore.

### C.3 Alternative Approaches for Consideration

In my opinion, the three steps plan presented in Section 3 was a good approach to the project. However, it was too coarse and I would add two steps: a step between the model and the functional simulation to translate the model to software-style C++ instead of hardware-style C++. This would have allowed to more easily test things such as fixed-point strategies and collect metrics such as exact number of different types of operations and memory accesses without getting slowed down by hardware-style coding. I would also write the functional simulation from the bottom up along with coding hardware modules in parallel. This would allow progressively more precise evaluation of the PPA metrics and provide more time to make architecture decisions.

