

## Tutorial - IV

I- Define CPU registers, Main memory, Secondary memory, and Cache memory ?

**Register -** A processor register (CPU register) is one of a small set of data holding places that are part of the computer processor.

A register may hold an instruction, a storage address or any kind of data (such as a bit sequence or individual characters). Some instructions specify registers as part of the instruction.

**Main memory :-** The main memory can not store a vast amount of data. The data stored in main memory is temporary. The data will be lost if they are disconnected from the power supply. Store the input data and immediate calculation result ex-RAM.

**Secondary memory :-** Secondary memory used to store data permanently for future use. The data is safe even when their power is failure.  
Ex- Hard disk.

**Cache memory :-** Cache memory refers to high speed memory. It is small but faster than RAM (the main memory). The CPU can access the cache comparatively more quickly than its primary memory. Thus we use it to synchronize with a high-speed CPU and also to improve overall performance.



## 2- Differentiate volatile and non-volatile memory organisation.

### Volatile memory

- It is a temporary type of computer memory that stores data and information only until it gets a continuous power supply.
- The volatile memory stores data of those programs that the CPU is processing in real time. A system stores all the frequently used information and data in the device's volatile memory.
- The volatile memory does not affect a system's performance. A higher amount of storage space for cache RAM and other volatile memory increases the efficiency of a computer system.

Ex- cache RAM

### Non-volatile memory

- It is a permanent type of computer memory that stores and retains the data even after a user turns the system off.
  - The non-volatile memory stores data from the basic booting process of any computer system BIOS. It stores all the type of data and media that need to exist for a longer time or permanently on the computer.
  - Non-volatile memory also affects a system's performance on storage. A higher amount of storage space lets a user save more data permanently, thus the system runs comparatively smoother.
- ex- ROM, flash memory.


## 3- what is the necessity of multilevel memory? further explain the memory hierarchy used in computer systems.

A CPU should have rapid, uninterrupted access to its external memories to operate at or near its maximum speed but memories that operate at speed near to that of CPU are expensive. That's why different levels of memories are used in terms of performance and costs.



Memory Hierarchy in computer system design is an enhancement that helps in organising the memory so that it can actually minimise the access time. The development of the memory hierarchy occurred on a behaviour of program known as locality of reference. Here's

Increasing order  
of Access Time  
ratio.



④ Differentiate between the different types of ROMs?

MROM! (Masked read-only memory) — we know that ROM is as old as semiconductor technology. MROM was the very first ROM that consists of a grid of word lines and bit lines joined together transistor switches. This type of ROM data is physically encoded in the circuit and only be programmed during fabrication. It was not so expensive.

PROM (Programmable read-only memory):

PROM is a form of digital memory. In each bit is locked by a fuse or anti-fuse. The data stored in it are permanently stored and cannot be changed or erasable. It is used in low-level programs such as firmware or microcode.



2- EPROM (Erasable Programmable read only memory): is a type of PROM but it can be reprogrammed. The data stored in EPROM can be erased and reprogrammed again by Ultraviolet light. Reprogramming of it is limited. Before the era of EEPROM and flash memory, EPROM was used in microcontrollers.

4- EEPROM (Electrically Erasable Programmable read only memory)

As its name refers, it can be programmed and erased electrically. The data and program of this ROM can be erased and programmed about ten thousand times. The duration of erasing and programming of the EEPROM is near about 4ms to 10ms. It is used in microcontrollers and remote keyless systems.

5- Explain about ROM and PROM in detail.

ROM stands for Read-only memory. It is non-volatile memory that is used to store important information which is used to operate the system. As its name refers to read only memory, we can only read the programs and data stored on it. It is also primary memory unit. It is also known as permanent.

PROM :- The data stored in PROM is permanently, can not be changed and erased.

- A Bipolar transistor is used in PROM
- PROM is more flexible.
- PROM is used in low level programs such as firmware or microcode.

Q-6 Define Random Access Memory and types of RAMs Present.

RAM:- RAM is the internal memory of the CPU for storing data, program and program result. It is a read / write memory which store data until the machine is working. As soon as the machine is switched off data is erased. RAM is volatile.

Types:-

Static RAM (SRAM)


Dynamic RAM (DRAM).

Q-7 Differentiate Between SRAM and DRAM.

SRAM	DRAM
<ul style="list-style-type: none"><li>- It can store data as long as electricity is available.</li><li>- SRAM has a storage capacity of 1MB to 16MB in most cases.</li><li>- SRAM is more expensive than DRAM.</li><li>- It is comparatively faster.</li><li>- SRAM is used in cache memory.</li></ul>	<ul style="list-style-type: none"><li>- It saves data for as long as the power is on or for a few moments if the power is turned off.</li><li>- DRAM which is often found in tablets and smartphones has a capacity of 1GB to 2GB.</li><li>- DRAM is less expensive than SRAM.</li><li>- It is comparatively slower.</li><li>- DRAM is used in main memory.</li></ul>




8- Draw and explain the operation of basic SRAM and DRAM cell.



### Static RAM Cell

To generate stable logic state, four transistors  $T_1, T_2, T_3, T_4$  are organized in cross-connected way for generating logic state 1, node  $C_1$  is high and  $C_2$  is low. In this state  $T_1$  and  $T_4$  are off and  $T_2$  and  $T_3$  are on for logic state 0 junction  $C_1$  is low and  $C_2$  is high in the given state  $T_1$  and  $T_4$  are on and  $T_2$  and  $T_3$  are off. Both states are stable until the dc voltage is applied.

The SRAM address line is operated for opening and closing the switch and to control the  $T_5$  and  $T_6$  transistors, permitted to read and write.



### Dynamic RAM cell.

At the time of reading and writing the bit value from the cell the address line is activated. The transistor present in the circuitry behaves as a switch that is closed (allowing current to flow) if a voltage is applied to the address line and open (no current flows) if no voltage is applied to the address line. For the write operation, a voltage signal is employed to bit line where high voltage shows 1 and low voltage indicate 0. A signal is then used to the address line which enables transferring of the charge to the capacitor.



Q-11 - Explain how is used to reduce the execution Time.

Cache memory refers to high-speed memory. It is small but faster than RAM. The CPU can access the cache comparatively more quickly than its primary memory. Thus we use it to synchronize with high speed CPU and also to improve its overall performance.

We know that cache memory is a high speed ram. It decreases the execution time by storing the most frequent and most probable data and instruction "closer" to the processor where the systems CPU can quickly get it.

Q-12 - Differentiate Virtual memory and cache memory.


Cache memory	Virtual memory
<ul style="list-style-type: none"> <li>- cache memory increases CPU access speed</li> <li>- cache memory is a memory unit and is very fast to access</li> <li>- Cache memory is small in size</li> <li>- cache memory keeps recently used data.</li> <li>- CPU and related hardware manages cache memory</li> </ul>	<ul style="list-style-type: none"> <li>- Virtual memory increase main memory capacity.</li> <li>- virtual memory is a technique and involves hard disk and is slower to access.</li> <li>- size of virtual memory is much larger than cache memory.</li> <li>- Virtual memory keeps the programs which are not getting accommodated in main memory.</li> <li>- operating system manages virtual memory.</li> </ul>



Q-11 - Explain the mapping procedures adopted in the organization of a cache memory?

The process of cache mapping help us define how a certain block that is present in the main memory gets mapped to the memory of a cache in the case any cache miss.

In simpler words, cache mapping refers to a technique using which we bring the main memory into the cache memory.



- the main memory gets divided into multiple partition of equal size, known as the frame or block.
- cache memory actually divided into various partition of the same size as that block.
- The main memory block is copied simply to the cache during the process of cache mapping.

Q-12 Define HIT ratio, MISS ratio and Memory Access Time in memory with an example.

**HIT Ratio:-** A hit ratio is a calculation of cache hits and comparing them with how many total content request were received.

$$\text{Hit ratio} = \frac{\# \text{ of cache hits}}{\# \text{ of cache hits} + \# \text{ of cache misses}}$$

$$\text{Hit ratio} = 1 - \text{MISS ratio}$$

**MISS ratio:-** A ~~miss~~ miss ratio is the flip side of this where the cache misses are calculated and compared with the total no. of content requests that were received.



$$\text{Miss ratio} = \frac{\# \text{ of cache Miss}}{\# \text{ of content request}}$$

OR

$$\text{Miss ratio} = 1 - \text{Hit ratio}$$

Memory access Time:- To calculate memory access time add the hit time and miss ratio and multiply it by the miss penalty.

$$\text{Average memory access Time} = \text{Hit time} + \text{Miss ratio} \times \text{Miss penalty}$$

- ⑬ Consider a 2-level memory hierarchy consisting of a cache memory  $M_1$  and  $M_2$ . Suppose that the cache is 6-times faster than the main memory and the cache can be used 90% of the time. How much efficiency and speedup do we gain by using the cache.

Since cache memory is 6x faster than main memory. Let the cache memory access time be  $t/6$  units therefore the main memory access time will be  $t$  units.

$$\text{Now speedup gain} = \frac{\text{time without use of cache}}{\text{time with use of cache speedup}}$$

$$= \frac{t}{[0.9 \times \frac{t}{6} + 0.1 \times t]}$$

$$\text{speed up gain} = 4$$



14) Describe the virtual memory organization and explain in detail?

Virtual memory is a memory management technique where secondary memory can be used as if it were a part of the main memory. Virtual memory uses both hardware and software to enable a computer to compensate for physical memory shortages temporarily transferring data from RAM to disk storage. Mapping chunks of memory to disk files enables a computer to treat secondary memory as though it were main memory.

Explain the following.

(a) Virtual or logical address?

A logical address is generated by CPU while a program is running. Since a logical address does not physically exist it is also known as a virtual address. This address is used as a reference by the CPU to access the actual physical memory location.

(b) Memory management unit (MMU)?

A memory management unit (MMU) is a computer hardware component that handles all memory and caching operations associated with the processor. MMU is responsible for all aspects of memory management. It's usually integrated into the processor although in some systems.

(c) Translation lookaside buffer (TLB) -

A translation lookaside buffer (TLB) is a memory cache that stores the recent translations of virtual memory to physical memory. It is used to reduce the time taken to access a user memory location.