


## ① Sequential Logic Circuits:

In the case of sequential logic the o/p is the function of present i/p as well as past o/p.

Sequential circuit includes memory element to store the past data. The flip-flop is the basic element of sequential circuit.

Using flip flop and combinational logic circuit, any sequential circuit can be designed.



The information stored in memory element at any given time defines the

The present state and external i/p determine the o/p & the next stage of sequential circuit. Thus we can specify the sequential circuit of by the time sequence of external i/p.

There are two types of sequential circuit:

- ① Synchronous
- ② Asynchronous

## Classification of sequential circuit:

The sequential circuit which are controlled by clock is called synchronous.

These circuits are activated when clock signal are present.

The sequential circuit which are not controlled by a clock are called asynchronous sequential circuit.

i.e. the sequential ckt in which the events can take place any time if are applied are called asynchronous ckt.

# Comparison b/w synchronous & asynchronous sequential ckt:

### Synchronous ckt Vs Asynchronous

→ In synchronous ckt, the change in i/p signal can affect memory elements upon activation of clock signal.

In asynchronous ckt, change in i/p signal can affect memory element at any instant of time.

→ memory elements are clocked flip-flop while.

memory elements are either unclocked flip-flop or time delay.

→ The max operating speed of clock depend on time delay involved.

since clock is not present, asynchronous ckt can operate faster than synchronous.

→ They are easier to design. But asynchronous are more difficult to design.


# flip-flops and latches:

A latch is a sequential device that checks all its i/p continuously. and changes its o/p accordingly at any time independent of clock signal.

It refers to non-clocked flip-flops because these flip-flop latch on to 1 or 0 immediately upon receiving i/p pulse.

They are not dependent on clock signal for their operation.

# flip-flop.



flip-flop is an electronic ckt or device which is used to store a data in binary form.

→ flip-flop is an one bit memory device & it can



show either 1 or 0.

flip flop is a sequential device that changes its o/p only when the clock signal is changed.

### # Comparison b/w flip flop & latch

Latch

→ latches use level triggering.

→ latches are asynchronous f/p

→ The o/p changes as per f/p till enable is high.

Flip flop

Flip-flop use edge triggering

Flip-flops are synchronous f/p

The o/p changes as per f/p on at triggered point.

# Triggering: Triggering is used to initiate the operation of latches & flip-flop.


Its main purpose is to synchronize latches or flip-flop.

Triggering is classified as:

- ① Level Triggering
- ② Edge Triggering

#### ① Level Triggering:

In level triggering, f/p signal affect the flip flop only when clock is at logic 1.




In level triggering, the o/p can change several times in a single clock.

Whereas in edge triggering, the o/p will change only once in a single clock.

#### ② Edge Triggering:

In edge triggering, the f/p signal affect the flip flop if they are present in the  $\oplus$ ve going &  $\ominus$ ve going as of the clock pulse.



# # flip-flops

## ① S-R flip-flops:

Truth Table			present state	Next state
Clock	S	R	$Q_n$	$Q_{n+1}$
0	X	X	$Q_n$	$Q_n$
1	0	0	0	0 (No change)
1	0	1	0	0 (Reset)
1	1	0	1	1 (Set)
1	1	1	X	(X) (Don't know)

Forbidden condition

J-K flip-flop

→ The SR flip-flop is also known as Set-Reset flip-flop.

→ In SR flip-flop, when the i/p clock or the enable pin is low, the o/p of SR flip-flop is disabled for any combination of i/p. When the clock pulse is high, the i/p combinations of SR flip-flop will directly be propagated at the o/p.


→ In the block diagram of SR flip-flop, S & R denotes i/p,  $Q_n$  &  $\bar{Q}_n$  represents the complemented & uncomplemented states of flip-flop.

→  $Q_{n+1}$  denotes the next state.

→ In case of sequential ckt, the o/p at any instant of time depends upon clock signal & present state.

Truth table:

Symbol:



Excitation Table: ( $Q_n, Q_{n+1}$  is given)

$Q_n$	$Q_{n+1}$	S	R	→ To con
0	0	0	X	
0	1	1	0	
1	0	0	1	
1	1	X	0	

→ The truth table is used when i/p signal is available,  $Q_n$  &  $Q_{n+1}$  is to be find.

→ Excitation table is used when




## JK flip flop

Truth table		present state	Next state
clk	J/K	$Q_n$	$Q_{n+1}$
0	X X	$Q_n$	$Q_n$
1	0 0	0	0
1	0 1	0	1
1	1 0	1	0
1	1 1	$Q_n$	$\overline{Q_n}$

overcome the forbidden state combination

Symbol:



Excitation Table:

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


→ A JK flip flop behaves similar to an SR flip flop except for one of the flip condition,

clk	J	K	$Q_n$	$Q_{n+1}$
1	1	1	$Q_n$	$\overline{Q_n}$

i.e.,  $S=R=1$  which is not valid in case of SR flip flop. This condition is valid in JK flip flop.

→ we can construct a JK flip flop using an SR flip flop & two additional AND gates.

→ construction of JK flip flop using SR flip flop



# Operation of JK flip flop:

→ J/K, J & K behave like P/Ps S & R to set & Reset flip flop respectively. When  $J=K=1$  and when clock pulse is 1. The flip flop o/p toggles i.e., switches to its complemented state ( $\overline{Q_n}$ ).

→ If  $Q_n$  is zero, it switches to 1 ( $Q_{n+1}$ ).

→ Thus, a JK flip flop overcomes the problem of forbidden P/P combination of the SR flip flop.


→ NOTE: JK flip flops are known as universal flip flop because we can derive the operation of all other flip flops using JK flip flop.

### # D-flip-flops:

Truth table

clk	D	$Q_n$	$Q_{n+1}$
0	0	$Q_n$	$Q_n$
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Symbol:




Excitation Table

clk	$Q_n$	$Q_{n+1}$	D
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

→ The logic signal of D-flip flop is shown in fig, ~~the~~ it differs from SR flip flop in the way that it has only one P/P in addition to a clock.

→ It can be constructed from an SR flip flop by placing an inverter between S and R input and assigning the symbol D to S/P of SR P/P.



### # T-flip flop:

Truth Table

clk	T	$Q_n$	$Q_{n+1}$
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

### → General Theory:

The T-flip flop has a single input as like to D flip flop.



→ T-flip differs from D flip flop in the way that the o/p



of T flip flop toggles when  $r/p$  condition is high.

1 1 1 0

Symbol:



→ T-flip flop can be constructed using JK flip flop as shown in fig.

When we connect both the  $r/p$  of J & K and assign it as one  $r/p$ .

Excitation table:

clk	$Q_n$	$Q_{n+1}$	T
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

# conversion of flip-flops:

JK flip flop → SR flip flop

In order to convert one type of flip flop into another type of flip-flop, the following steps must be followed.

Step 1:

Draw the generalised block diagram of the desired  $r/p$  & mark the direct  $r/p$  of flip flop.

Step 2:

Mark the o/p of desired flip flop in combination with additional combinational ckt connected to the  $r/p$  of available flip flop. Then, the o/p of the available flip flop is the o/p of desired flip flop.

Step 3:

Write the characteristic table of the desired flip flop followed by excitation table of given flip flop.

# Step - 4:

Draw  
Write K-map to derive the expres-  
sion for available flipflops in  
terms of desired flip flop.

Example:

JK FF  $\longleftrightarrow$  SR FF  $\rightarrow$  Available  
flip flop

desired  
flip flop

① Activation table  
of given/  
available  
flip flop.

② Characteristic  
table of desired  
flip flop

$\rightarrow$  Characteristic Table of JK flip flop

f/p			o/p		
$Q_n$	J	K	$Q_{n+1}$	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

$\rightarrow$  Activation table of SR flip flop:

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$\rightarrow$  K-map for S:  $\Sigma(2,3)$

$Q_n$	$Q_{n+1}$			
	00	01	11	10
0	0	1	1	1
1	X	0	X	X

$\rightarrow$  1st preference  
is pairing  
of 1 than  
1 & X.

$= \bar{Q}_n J$   
 $\rightarrow$  K-map for R

$Q_n$	$Q_{n+1}$			
	00	01	11	10
0	X	X	0	0
1	0	1	1	0

$= Q_n K$



② JK  $\rightarrow$  D  $\rightarrow$  derived variable

<sup>1</sup> Given flip flop  
Characteristic table of D flip flop

$Q_n$	D	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	1	①	X
1	0	0	X	1
1	1	1	X	0

Excitation table of JK

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$\rightarrow$  Truth table of J:

$Q_n$	D	$\bar{D}$	D
$Q_n$ 0	0	1	1
$Q_n$ 1	X	X	X

$\equiv D$

Truth table of K:

$Q_n$	$\bar{D}$	D
$Q_n$ 0	X	X
$Q_n$ 1	1	

$\equiv \bar{D}$

$\rightarrow$  JK  $\rightarrow$  T

Characteristic table of T flip flop

$Q_n$	T	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	1	X	X
1	0	0	X	1
1	1	1	X	0

Excitation Table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$\rightarrow$  Kmap for J:

$Q_n$	T	$\bar{T}$	T
$Q_n$ 0			X <sub>1</sub>
$Q_n$ 1	X <sub>2</sub>		X <sub>3</sub>

$\rightarrow$  for p:

$Q_n$	$\bar{T}$	T
$Q_n$ 0	X	X
$Q_n$ 1		1

$\equiv T$

## # Register!


→ A register is a digital circuit with two basic functions.

- 1st → data storage
- 2nd → data movement.

→ It is basically a group of flip-flops, logically connected to perform various flip-flop.

To store a group of  $n$ -bit word the number of flip-flop required is  $n$ .

→ The simplest possible register is the one that consist of <sup>any</sup> one flip-flop without any external gate as shown in fig.



→ The data can be entered either in SERIAL or in PARALLEL mode.

→ In the serial mode of data entry, 1 bit is added at a time whereas in parallel mode of data entry all the bits are made available simultaneously.

## # Shift Register:

A register capable of shifting of binary information entered into it from an external binary source, is called shift register.

→ It is a sequential circuit used to store or shift binary data, either to right (called right shift register) or to left shift.

→ The logical configuration of shift register consist of a chain of flip-flop connected in cascade, where the o/p of one flip-flop connected to the input of next flip-flop.

→ All the flip-flops receive a common clock pulse which causes shift from one state to next state.

→ In shift register, each clock pulse shifts the content of register 1 bit position to the right or left.



## # Classification of Shift Register:

Shift registers can have a combination of SERIAL or PARALLEL shifted inputs or outputs including

- ① SERIAL IN, SERIAL OUT (SISO)
- ② SERIAL IN, PARALLEL OUT (SIPO)
- ③ PARALLEL IN, SERIAL OUT (PISO)
- ④ PARALLEL IN, PARALLEL OUT (PIPO)

### → ① SERIAL IN & SERIAL OUT:

→ The SISO shift register accepts the data serially, one bit at a time on a single i/p line.


It produces the stored binary information on its single o/p line in serial form.

→ The prev. fig. represents the 4 bits SISO shift register using D-flip flop.

→ Let the data information 1101 be made available at the i/p.


→ Since the shift register is reset so initially all the flipflop o/p are zero.

→ Data 1101 is applied at i/p line. Therefore, in the right shift SISO register, LSB data is applied at the MSB flipflop.



### → Left shift operation of SISO register

In the left shift SISO register, the data bit is entered from MSB to LSB flipflop.



→ In  $n$ -bit register, to enter  $n$ -bit data, it requires  $n$ -clock pulses in serial form.

→ If  $n$ -bit data is stored in SISO register then o/p is taken serially. For this it requires  $n-1$  pulses.

→ SISO register is used to provide  $n$ -clock pulses delay to the I/P data.

→ If  $T$  is the time period of clock pulse, then delay provided by SISO is  $nT$ .