I- Pofine OU registers, Main memory, secondary memory and cache memory?

with the state of the

Register - A procussor register (cpu register) is one of a small set of data halding. Places that are part of the computer processor. A register may hald on instruction, a stonage address or any kind of data (such as a bit seguence or individual characters). some instruction specify registers as part of the instruction

Main memory: - The main memory can not store a vart amount of duta. The dada stored in main memory is temporary. The data will be dost it they are disconnected from the power supply. Store the input date and Immediate calculation result ex-RAM.

Secondary memory: - secondary mamory Used to store data permanental for future use. The data is safe even when their power is failure. Ex- Hard disk.

Cache memory: - cache memory refers to high speed memory = 9+ 1's small but fister than RAM (the main mamony). The CPU can access the conche comparatively more quickly than its primary memory Thus we use it to synchronize with a high-spoo CPU and also to improve overall portormana

2- Differentiate valatile and non-valatile memory organisation.

Valatile memory

Non-valatile memory

- of 1,00 temborand galbe ct data and information only cuntil it gets a continuous

Computer memory that storm power cupply

- The volatile memory storm - The non-volatile memory day of those programs that the cpu is processing in real time. A system stores all the frequently used information and data in the devices valatile momory - The volatile momony patro does not effect a sustem performance . A higher amount of storage space for chack RAM and other Volatile memory increases the efficiency of a computer system.

Ex- chacke RAM

-3+ 10 permanent dype of computer monory that etarus rutalus the data even after a user turns the system off.

Storus data from the basic booting process of any computer system BIOS of stores all the type of data and modia that need to exist for a Jonger time or permanently on the computer - Non-valtile memory also affects system 15 performance on storage. A higher amount of storage space lets a user save more data permanently Thus the system ours companitively smoother

ex- Rom, Hash memory

3- what is the necessary of multilevel memory? further explain the memory herrarchy used in Computer systems.

A cpu should have rapid, uninterrupted accens to its external momories to operate at our near at its maximum speed but memories that operate at speed never to that of cpu are expensive. That's why different devol of memories is used in dermo ex performance and costs.

nemon enha 50 HW

06

doca

Ihrmeas! of ACC

YC

R MRO

De

-the WA

ct

400 do

9


PRO P

> da OH

14

memory Hierachy in computer system berryn i's and enhancement that helps in organisting the money so that it can actually minimise the accept three the accept three the development of the memory Hierarchy occased on a behaviours of program known as docality of refrences thereis

at Access Time



Defferentiate between the different types of ROMs. 9.

MROM: (Masked read-only memory) - we know that Rom is as old as semiconductor technology MROM was the very first Rom that consist of granid of word lines and bit while Joined together transistor swittednes. This type of Rom data, is phytially encoded in the circust and only be programmed during tabriculty of was not so expansive.

PROM (Programmable read - only mamory).

PROM is a form of digital memory. In pach bit is locked by a fuse or antifuse. The data stored in it are permanently stored and cannot be changed or erresule. It is used in Jow-Level programs such as firmwore are microcode.

2- EPROM C Erasable programmable read only Mamory): Is a type of PROM but 1't can be approgrammed. The dolla stered in EPROM can be crased and reprogrammed again by ultravialet light Reprogrammed of it is dimited. Before the era of EEPROM and flash mamory. EPROM wow

4- EEPROMC Electrically erasable programmable read only memory)

As its name refers, it can be programmad and erasod electrically. The data and programme of this Rom can be arrived and programmes about den mensand dimes. The duration of erasing and programming of the EEPROM is near about 4ms to 10 mg. 9+ in used in microcontrollers and remode Keylun systme

SEXPlain about ROM and PROM in detail.

ROM Stands for pead only moment, 9+ 13

Non-valatile memory that 10 used to stores
important information which is used to
approach the system As its name reters
to read only memory use own only read
the programs and data stored on 12.

9+ 13 also primary memory unit.

PROM !- The data stored in Prom 13 .

permanently, can not be changed and errord.

- IA Bipalor transistor is used in Prom

- Prom is now tlexible.

- Prom is now themselved in Jon Clevel programs of such as firmware or micro code.

Q-6 D

RAM'
CPU
TOSHO

A S

PU

===

Uong Uong ava

- SRA Capaci in m

- 2 K

- 2+

- SR Calc of RAMS Present

RAM: - RAM is the internal memory of the court for storing data, Program and Program and Program sesult. It is a read / wirite memory when store data until, the machine is working. As soon as the machine is switched off data is example.

SHOUTH RAM (SRAM)

9-7 pifferentiate Between SRAM and DRAM.

SRAM

183


-ot can store data as using as electricity is

- SRAM how a storage capacity of IMB to 16 MB in most colsps
- SRAM is more expensive
- 31 is comparatively
- SRAM I's used i'm

DRAM

- as long as the power is on or for a few moments if the power is turned off.
- DRAM which to often
 found in tableto and
 smartphones has a capacity
 at 1018 to 2018
- DRAM is less expensive
- 9+ 1/2 comparatively
- -DRAM is used i'm maly memory.


SRAM and DRAM Cell.



Steetic RAM Cell

To generate Stable logic state, four transistors

TI, T2 1T3 1T4 and organized in moss connected and for generating logic state II node CI is beign and C2 is low. in this state TI and T4 are off and T2 and T3 are on for logic state o Junction C1 is low and C2 is high in the given state TI and T4 are on and T2 and T3 are off and T4 are on and until the dc voltage is applied for spanled for opening and closing the switch and to to control the T5 and T6 transistors.



Dynamic RAM cell.

At the time cut reading and writing the bit value from the all the address line is activated. The transistor present in the circultry behaves as a switch that to closed callowing current to flow) it a valtage is applied to the address line and open (no amen) slows) it no voltage is applied to the & address line. for the write operation, a Valtage stomal is employed to bit line whose high voltage shows I and low Valtage indicate 0. A clanal 1's then used to the address line which enables transferring out one charge to the capacitos.

Define con the execution Time.

Cache memory refers to high-speed memory of 10 small but faster than RAM. The CPU can access the cache comparatively more guickly than its primary memory. Thus we use it to sunchrowize with - thigh search speed CPU and also to improve 1'b overall performance.

Of docreases the execution time by storing the most treguent and most proceede data where the cystems cou can gaickly get it.

Cane memory Virtual memory and eache memory

- cache memory increases CPU accens speed

- cache memory is a memory und + and is very fast to access

- Couche momory is small in HZe
- cache memory keeps recontly used data.
- CPU and related hardwares manages chacke memory

- Virtual memory incorpase main memory corpacity.

-virtual memory is q tehnique and invalues hard disk and is shower to access.

much larger than conche.

- Virtual memory keeps the program which once not getting accompdanted in main memory.

- operating system manage Virtual memory

Q-11 - E

how main a c

Jech

INto

- the

- 1

Co

- 4

Q-12 Te

HIT

n


M's

ond

R-11 - Explain the mapping procedures adopted in the organization of a chacke momory?

The process of cache mapping help us define how a contain block that is present Ph the main memory gets mapped to the moment of a cache in the case any cache miss.

In simples woods cache mapping states to a technique using which we bring the main memory into the cache memory. He will mapping



- the main memory gets divided into multiple
 purdition of equal size, Know as the frame
 or blocker
- chose memory actually divided into various partitles of the same size as that blocks.
- The main memory block is copied simply to the cache during the process of cache mapping,

Q-12 Diffine HIT ratio, MIST ratio and Memory Access
Tome in memory with an example.

HIT ROUTED A 194 ratio is a calculation of charge with and comparing them with how many total consent progress were recieved

Hit ratio = 1 - miss ratio)

Miss routio: - A news miss ratio is the flip side of this where the carrie misses are calculated and componed with the total noisy condent requests that were received.

ino zy

aun

d

1 12

\o_

a go

Miss ratio = # of eache miss # cy content treguest Miss ratio = 1- Hit ratio

Memory access Time! - To calculate memory access time add the hit time and mins ratio and multiply it by the miss penalty

Average memory access Time = Hit timet Miss ratio (*Explain × mins penalty (a) vi

(B) consider of 2-level memory hierarchy considing of a cache memory MI and M2. suppose that the cache is 6-times faster than the main memory and the cache can be used 90-10 of the time How much officiency and speedup do we gain by using the cache.

since cache memory is 6n faster than memory. Let the cache memory acess time be t/6 units therefore the main memory acers sime will be + unin Now speedup = time without use of cache gain time with use of coche sopredup

[0.9xt +0.1xt] speed up gain = 4

(14) Desc and Vistu Jehni 03 VITAL -cof+ compo Jemp Stor f. mar

A di a pr doen 000 as a

Memo A me hardw cach MM

frager

Manie alt

c) tr A Cal Viro

MON

(4) Describe the virtual memory organization and explain in details.

virtual memory is a memory management tehnique when secondary memory can be used tehnique when secondary memory can be used of it it is were a part of the main memory of it memory uses both hardware and virtual memory uses both hardware and computer to compansate for physical memory chartages temperory mansterring data from RAM to disk storage mapping charles of memory to disk files enables a computer to that secondary memory as topough it were mean memory.

Explain the fallowing.

(a) virtual or logical address?

A logical address is generated by CPU while a program is running. Since a logical address does not physically exists it is also known as a vertual address. This address is used as a reference by the CPU to access the actual frustical memory location.

A memory management unit (MMU) is a computer hardware component that hardles all memory and carring aperations associated with the processor. MMU is responsible for all aspects of memory management, gto usually itegrated into the processor although in some systems.

cyche that store the recent translations of visitual memory to putitical memory. 9+ 10 used to reduce the time taken to access of over memory Jocation.

to halfy

Hing

ne.

Up