


Binary Code :- It is simply "a group of symbols".
It is of six types:-



Advantage of Binary Code :-

- ① Binary Codes are suitable for computer application.
- ② Binary codes are suitable for Digital Communication.
- ③ Binary Code make the analysis and designing of digital Circuit if we use binary code.
- ④ Since only 0 and 1 are being used then the implementation becomes easy.

Unweighted Code :-

- ① It obeys the positional weighted principle.
- ② Each position of number represent a specific weight.
- ③ Several Systems of Code are used to represent the decimal digit.
- ④ In these Codes, each decimal digit is represented by a group of 4 bit.

Ex

$$\begin{array}{r} \downarrow 2 \quad \downarrow 4 \\ 8+4+2+1 \quad 8+4+2+1 \\ \hline 0 \ 0 \ 1 \ 0 \quad 0 \ 1 \ 0 \ 0 \end{array}$$

⑤ Binary Coded Decimal (BCD) :- In this code, each decimal digit is represented by 4 bit binary number.

$$(17)_{10} = (0001 \ 0111)_2$$

$$(146)_{10} = (0001 \ 0010 \ 0110)_2$$

$$(0100 \ 1001)_2 = (0100 \ 1001) = (49)_{10}$$

Compare Binary & BCD :-


$$\begin{array}{c} 10 \\ \downarrow \\ 0001 \ 0000 \\ \text{(BCD)} \end{array} = \begin{array}{c} 10 \\ \downarrow \\ 1010 \\ \text{(Binary)} \end{array}$$

Binary Coded Decimal is less efficient than binary coz it is using more no. of Bits.

8421 Code :-

- ① It is 4 bit code
- ② It is a weighted code. Weight of bit position are 8, 4, 2, 1
- ③ Some decimal numbers can be coded in two ways
- ④ It is self complementing code. [LSB least significant bit]

Decimal	Set-1	Set-2
0	2421	2421
1	0000	0000
2	0001	0001
3	0010	0010
4	0011	0011
5	0100	0100
6	0101	0101
7	0110	1100
8	0111	1101
9	1000	1110
	1001	1111



9 is a complement of 0

8 is a complement of 1

7 " " " 2

6 " " " 3

5 " " " 4

Non Weighted Code :-

In this type of Binary Code, the position weight are not assigned.

- ⑤ Excess-3 Code :- Excess-3 code is a non-weight and self complementary code.

Decimal \rightarrow 8421 $\xrightarrow[\text{add 3}]{}$ Excess-3

$$\begin{array}{r} 5 \longrightarrow 0101 \\ + 3 \longrightarrow 0011 \\ \hline 1000 \longrightarrow 8 \end{array}$$

Que find Excess 3 code of 24

$$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0101 \end{array} \quad \begin{array}{r} 0100 \\ + 0011 \\ \hline 0111 \end{array}$$


\therefore Excess-3 code of 24 is $(01010111)_2$

Gray Code :- This is also known as minimum ~~even~~ code and cyclic permutation code.

* It is unit distant code

* In this two consecutive values changes by only a single bit. Binary code is changed to gray equivalent to lessen the switching operations.

Binary to Gray Conversion :-




A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	0

Ex 100101

110111 → gray code

Gray to Binary Conversion :-



Ex

110111

100101 → Binary code.

Logic Gates :-

Basic digital electronic subject that has one or more input and single output.

① Basic Gates

AND
OR
NOT

② Universal Gate

NAND
NOR

③ Special gate

Ex-OR
Ex-NOR

(a) AND Gate :- It's a digital circuit that has two or more input and produce a single output, which is logical AND of all closed inputs. It is optional to represent the logical AND with symbol (.)

Truth table :-

$$2^n = 2^2 = 4$$

n = input


A	B	$y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1



(b) OR Gate :- It is a digital circuit that has two or more input and produce a single output, which is logical OR of all closed inputs. It is optional to represent the logical OR with (+).

Truth table :-


A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1



(c) NOT Gate :- It is a digital circuit that has single input and produce a single output with the symbol (—).

Truth table :-

A	$y = \bar{A}$
0	1
1	0



(d) NAND Gate :- It is a digital circuit that has two or more input and produces a output which is inversion of logical AND of all these input.

Truth table:-

A	B	$y = A \cdot B$
0	0	1
0	1	1
1	0	1
1	1	0




$$\bar{A} \cdot \bar{B} = \bar{A} + \bar{B}$$

NOR Gate :- It's a digital circuit that has two OR inversion of more inputs and produces an output which is logical OR.

Truth table

A	B	$y = A + B$
0	0	1
0	1	0
1	0	0
1	1	0



XOR Gate :- Its function is same as OR Gate except some cases when input having even number of 1's.

Truth table

The o/p of Ex-OR is 1 when odd no. of 1's present at the input also called as odd function.

A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0




Ex-NOR Gate :- Its function is same as NOR Gate except some cases when input having odd number of 1's

Output of Ex-NOR is 1 when even number of 1's present at input. Also called as even fn.

Truth table :-

A	B	$y = A \ominus B$
0	0	1
0	1	0
1	0	0
1	1	1



Boolean theorem of several Variable :-

Commutative Law $B \cdot C = C \cdot B$, $B + C = C + B$

Associative Law $(B \cdot C)D = B(C \cdot D)$, $(B+C)+D = B+(C+D)$

Distributive Law $(B \cdot C)+(B \cdot D) = B(C+D)$, $(B+C)(B+D) = B+C$

Consensus $B \cdot (B+C) = B$, $B+(B \cdot C) = B$
 $(B \cdot C)(B \cdot \bar{C}) = B$, $(B+C) \cdot (B+\bar{C}) = B$
 $(B \cdot C) + (\bar{B} \cdot D) + (C \cdot D) = B \cdot C + \bar{B} \cdot D$

De Morgan's

$$\overline{B_0 B_1 B_2} = \overline{B}_0 + \overline{B}_1 + \overline{B}_2$$

$$\overline{B_0 + B_1 + B_2} = \overline{B}_0 \cdot \overline{B}_1 \cdot \overline{B}_2$$

AND Law

$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$

$$A \cdot A = A$$

$$A \cdot \overline{A} = 0$$

OR Law

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + A = A$$

$$A + \overline{A} = 1$$

EXOR

$$A \oplus A = 0$$

$$A \oplus \overline{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \overline{A}$$

XNOR

$$A \odot A = 1$$

$$A \odot \overline{A} = 0$$

$$A \odot 0 = \overline{A}$$

$$A \odot 1 = A$$

Standard / Canonical form

$\xrightarrow{\text{SOP}}$ (sum of product) $\xrightarrow{\text{POS}}$ (product of sum)

SOP :-

A	B	C	y	Minterm
0	0	0	0	m_0
0	0	1	0	m_1
0	1	0	1	m_2
0	1	1	0	m_3
1	0	0	1	m_4
1	0	1	1	m_5
1	1	0	1	m_6
1	1	1	1	m_7

Here

$$0 \rightarrow \overline{A}$$

$$1 \rightarrow A$$

In Canonical / standard SOP from each min terms is having all the variables in normal form and complement form:

Minimal SOP form, each minterms does not have all the variable in normal and complement form.

A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

$$y = \overline{A}B + AB$$

$$= B(\overline{A} \cdot A)$$

$$[y = B] \rightarrow \text{minimal SOP}$$

$$\text{Que} = y = \sum m(0, 2, 3)$$

$$y = m_0 + m_2 + m_3$$

$$= \overline{A}\overline{B} + A\overline{B} + AB$$

$$= \overline{B}(\overline{A} + A) + AB$$

$$= \overline{B} + AB$$

Product of Sum (POS) :-

Here $D \rightarrow A$
 $\bar{D} \rightarrow \bar{A}$

Ex	A	B	C	Y	Max term
	0	0	0	0	m_0
	0	0	1	0	m_1
	0	1	0	1	m_2
	0	1	1	0	m_3
	∅	0	0	1	m_4
	1	0	1	1	m_5
	1	1	0	1	m_6
	1	1	1	1	m_7

$$y = (A+B+C) \cdot (\bar{A}+\bar{B}+\bar{C})$$

$$y = m_0 \cdot m_1 \cdot m_3$$

$$y = \pi(m_0, m_1, m_3)$$

$$y = \pi(0, 1, 3)$$

Ques In a minimal SOP form no. of minterms in logical expression $y(A, B, C) = A + \bar{B}C$
 we know $A + \bar{A} = 1$

$$\Rightarrow [A \cdot (B + \bar{B}), (C + \bar{C})] + [(A + \bar{A}) \cdot (\bar{B}C)]$$

$$\Rightarrow [(A \cdot B + A \cdot \bar{B}), (C + \bar{C})] + [\bar{A}BC + \bar{A}\bar{B}C]$$

$$\Rightarrow ABC + \bar{A}\bar{B}C + ABC\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$\therefore 5 \text{ minterms.}$$

Ques $f(a, b, c, d) = \sum m(3, 7, 11, 12, 13, 14, 15)$

$$\begin{aligned} f &= m_3 + m_7 + m_{11} + m_{12} + m_{13} + m_{14} + m_{15} \\ &= \bar{A}\bar{B}CD + \bar{A}\bar{B}CD + A\bar{B}CD + A\bar{B}\bar{C}\bar{D} + AB\bar{C}D + ABC\bar{D} + ABCD \\ &= \bar{A}CD(\bar{B} + B) + A\bar{B}CD + AB\bar{C}\bar{D} + ABC\bar{D} + ABC(\bar{D} + D) \\ &= \bar{A}CD + A\bar{B}CD + AB\bar{C}(\bar{D} + D) + ABC \\ &= \bar{A}CD + A\bar{B}CD + ABC\bar{C} + ABC \\ &= \bar{A}CD + A\bar{B}CD + AB(C\bar{C} + C) \\ &= \bar{A}CD + A\bar{B}CD + AB. \end{aligned}$$

Karnaugh map

- * The k-map is graphical representation that provides a systematic method for simplifying the boolean expression.
- * for a boolean expression consisting of n variable number of cell required in kmap is equal to 2^n cells.

- ② Two variable k-map :- is drawn for boolean Expression consisting two variable.
- * Number of cells present in 2 variable is $2^2 = 4$ cell $n=2$

3 variable k-map

	B	\bar{B}	B
A	0	1	2
\bar{A}	3	4	5

Three variable k-map :-

for three variables No. of cells = $2^3 = 8$ cells

A	BC			
	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	1	3	2
A	4	5	7	6

four variable kmap :-

for four variable No. of cells = $2^4 = 16$ cells

$ABCD$	CD			
	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
$A\bar{B}$	12	13	15	14
AB	8	9	11	10

Ques Minimize the following boolean function -

$$f(A,B,C,D) = \Sigma(0,1,2,5,7,8,9,10,13,15)$$


	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1	1	1	1
$\bar{A}B$	1	1	1	1
$A\bar{B}$	1	1	1	1
AB	1	1	1	1

$\bar{C}\bar{D}$ ↓ $\bar{C}D$

BD → \bar{BD}

$$\therefore f(ABCD) = \bar{BD} + \bar{CD} + BD$$

Logic Circuit




$$f(A, B, C, D) = \sum m(1, 3, 4, 6, 8, 9, 11, 13, 15) + d(0, 2, 14)$$

	$\bar{C}D$	$C\bar{D}$	CD	$C\bar{D}$
$\bar{A}B$	X	1	1	X
$\bar{A}B$	1			1
$A\bar{B}$		1	1	X
$A\bar{B}$	1		1	

$\downarrow BC$ $\downarrow \bar{BD}$

$$Y = \bar{A}\bar{D} + \bar{B}\bar{C} + \bar{B}D + AD$$



Multiplexer

Multiplexer means many into one.

In digital data, streams are combined into a single shared medium by which multiple digital data streams are combined into one signal over all shared medium.

A digital circuit that performs

multiplexing of digital signal is called a multiplexer (mux) also called as data selectors.

There are four types of multiplexer:-

① 2×1 Mux ② 4×1 mux ③ 8×1 MUX ④ 16×1 MUX



① 2×1 MUX :-

2×1 MUX have 2 input fields and one output field with one selection line.

Truth table :-


S	Y
0	I ₀
1	I ₁

$$Y = \bar{S}I_0 + SI_1$$




② 4×1 MUX :-

4×1 MUX have 4 input fields and one output field with two selection lines.



Truth table :-


S_0	S_1	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$

③ 8x1 MUX :-


S_0	S_1	S_2	S_3	Y
0	0	0	0	I_0
0	0	0	1	I_1
0	0	1	0	I_2
0	0	1	1	I_3
0	1	0	0	I_4
0	1	0	1	I_5
0	1	1	0	I_6
0	1	1	1	I_7



$$Y = \overline{S_0 S_1 S_2 S_3} I_0 + \overline{S_0 S_1 S_2} I_1 + \overline{S_0} \overline{S_1} S_2 \overline{S_3} I_2 + \overline{S_0} \overline{S_1} S_2 S_3 I_3 + \\ \overline{S_0} S_1 \overline{S_2} \overline{S_3} I_4 + \overline{S_0} S_1 \overline{S_2} S_3 I_5 + \overline{S_0} S_1 S_2 \overline{S_3} I_6 + \overline{S_0} S_1 S_2 S_3 I_7$$

Que:- A 4×1 MUX is used to implement a 3 input boolean function as shown in figure the $f(A, B, C)$ is implemented as.

- ① $\Sigma(1, 2, 4, 6)$
- ② $\Sigma(1, 2, 6)$
- ③ $\Sigma(2, 4, 5, 6)$
- ④ $\Sigma(1, 5, 6)$



We know that


$$Y = \overline{S_1} \overline{S_2} I_0 + \overline{S_1} S_2 I_1 + S_1 \overline{S_2} I_3 + S_1 S_2 I_4 \\ = \overline{B} \overline{C} A + \overline{B} C \overline{A} + B \overline{C} \cdot 1 + \underline{B} C \cdot 0 \quad \text{---} \\ = \overline{B} \overline{C} A + \overline{B} C \overline{A} + B \overline{C} (A + \overline{A}) \\ = \overline{B} \overline{C} A + \overline{B} C \overline{A} + A B \overline{C} + \overline{A} B \overline{C} \\ = A \overline{B} \overline{C} + \overline{A} B \overline{C} + A B \overline{C} + \overline{A} B \overline{C} \\ = \begin{matrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 1 & 1 & 0 \\ 0 & 1 & 0 \end{matrix} \quad \begin{matrix} 1 & 1 & 0 \\ 0 & 1 & 0 \end{matrix}$$

Ques:- Consider the following circuit which is shown in figure. Write the Boolean expression of function in terms of A & B.

$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{B}\bar{A} + B\bar{A}$$

$$Y = \overline{A \oplus B}$$




Adder :-

A combinational logic circuit that performs the addition of bits is known as adder.
there are two forms of adder.

* Half adder

* full adder


① Half adder :- A combinational logic circuit that performs the addition of two single bits is called half adder.
Half adder contains two inputs and produce two output. Inputs are called Augend and Added bit and outputs are called Sum and Carry.



Truth table


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-map simplification :-



$$S = AB + B'A$$


$$S = A \oplus B$$



$$C = AB$$


Logic diagram

Logic diagram :-



full adder :-


It is a arithmetic combinational logic circuit that performs addition of three single bits. It contains 3 inputs (A, B, C_{in}) and produce two output (Sum and Cout)




Truth table :-

A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map simplification




$$\begin{aligned}
 S &= A'B'C + AB'C' + ABC + A'BC' \\
 &= B'(A'C + AC') + B(AC + A'C') \\
 &= B'(A \oplus C) + B(\overline{A} \oplus C) \\
 &= A \oplus B \oplus C
 \end{aligned}$$



$$C = BC + AB + AC$$


Logic diagram :-



Subtractor :-


A Combinational Circuit that subtract two bits and produces their difference is called half subtractor.

It has an output to specify if 1 has been borrowed.




Truth table :-

A	B	difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




Logic diagram :-



full subtractor :-


A Combinational circuit that perform subtraction of three bits is called full subtractor.



Truth table :-


A	B	C	difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	0	0
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1

K-map Signification :-



for Borrow

$$B = BC + A'B + A'C$$



for difference


$$D = A'B'C + AB'C' + ABC + A'BC'$$

$$D = B'(A'C + AC') + B(AC + A'C)$$

$$D = B'(A \oplus C) + B(\overline{A} \oplus \overline{C})$$

$$D = A \oplus B \oplus C$$

Logic diagram :-



BCD to Excess-3 Converter:-

A combinational circuit that converts BCD code to Excess-3 code.

A BCD digit can be converted to Excess-3 code by simply adding 3 to it. Since we have only 10 digits (0 to 9) in decimal, we don't care about the rest and mark them (X).

BCD (8421)				EXCESS-3			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	00	1	1	0
0	1	0	0	00	1	1	1
0	1	0	1	1	1	0	1
0	1	1	0	1	0	0	0
1	0	0	0	1	00	1	0
1	0	0	1	1	1	0	0
1	0	1	1	X	XX	XX	XX
1	1	0	0	X	XX	XX	XX
1	1	0	1	X	XX	XX	XX
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

AB	CD
X	X
X	X
1	1
X	X
X	X
1	X
X	X
1	X
X	X

$$w = A + BC + BD$$

AB	CD
(1)	(1)(1)(1)
(1)	(1)
(1)	X

$$x = B'C + B'D + BC'D'$$


AB	CD
1	1
1	1
X	X
1	X
X	X
X	X
1	X
X	X

$$y = CD + C'D'$$


AB	CD
1	1
1	1
X	X
1	X
X	X
X	X
1	X
X	X

$$z = D'$$

Logical diagram:-



BCD to 7 segment decoder :-




A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	0	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Parallel Adder :-

A single full adder performs the addition of two one-bit numbers and an input carry. But a parallel adder is a digital circuit capable of finding the arithmetic sum of two binary number greater than one bit.

It contains of full adders connected in a chain where the output carry from each full adder is connected to carry input of the next higher order full adder in the chain.




Parallel Subtractor :-

A parallel subtractor is a digital circuit capable of finding arithmetic difference of two binary numbers that is greater than one bit in length.


The parallel subtractor can be designed in several ways including half and full subtractors.

The below diagram (binary subtractor) is formed by combination of all full adders with subtrahend complement input. We are using adder because the addition of minuend with 2's complement of subtrahend is equal to their subtraction.



Magnitude Comparator :-

A magnitude comparator is a combinational Ckt that compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary No.




There are various types of magnitude comparator

① 1 bit magnitude comparator :-

A comparator used to compare two bits is called Single bit Comparator. It consists 2 inputs each for single bit and have 3 outputs.

A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0




$$A > B : A B'$$

$$A = B : A' B' + A B$$

$$A < B : A' B$$

Logic diagram :-



2-bit Magnitude Comparator :-

A Comparator used to compare two binary numbers such that each of two bits is called 2-bit magnitude Comp. It consists of four inputs and three outputs to generate less than, equal to and greater than between two binaries.

A_1	A_0	B_1	B_0	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	1
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	0	0
1	1	1	0	0	0	1
1	1	1	1	0	1	0

A_1	B_1	$A > B$
A_0	B_0	
00	00	
00	01	1
01	00	1
01	01	1
11	00	1
11	01	1
10	11	1
10	10	1

$$A_1 B_1' + A_0 B_1' B_0 + A_1 A_0 B_0'$$


A_1	B_1	$A = B$
A_0	B_0	
00	00	1
00	01	1
01	00	1
01	01	1
11	11	1
11	10	1
10	10	1

$$\begin{aligned}
 & A_1' A_0' B_1' B_0' + A_1 A_0 B_1' B_0' + A_1 A_0' B_1 B_0 + \\
 & \Rightarrow (A_0 \oplus B_0) (A_1 \oplus B_1)
 \end{aligned}$$

A_1	B_1	$A < B$
A_0	B_0	
00	00	
00	01	1
01	00	1
01	01	1
11	11	1
11	10	1
10	10	1

$$A_1' B_1 + A_0' B_1 B_0 + A_1' A_0' B_0$$

Logic diagram:-



Sequential Circuits :-


A sequential circuit is a combinational logic circuit that consists of inputs variable, logic gates and output variable.

Sequential circuit produces an output based on current input and previous input variables.

Sequential circuit include memory elements that are capable of storing binary information. The binary information defines the state of the sequential circuit at that time.

$$\text{Sequential Ckt} = \text{Combinational ckt} + \text{memory element}$$

Block diagram:-




Types of sequential Circuit :-

There are two types of sequential circuit.

Asynchronous:- These signals circuits do not use a clock signal but uses the pulse of the inputs. These circuits are faster than synchronous sequential circuits because there is clock pulse and change their state immediately when there is a change in input signal.


We use asynchronous sequential ckt when speed of operation is important and independent of internal clock pulse.



Synchronous :- These ckt uses clock signal and level inputs (or pulses).

The output pulse is the same duration as the clock pulse for the clocked sequential ckt. Since they wait for the next clock pulse to arrive to perform the next operation, so these ckt are bit slower compare to asynchronous. Level output changes state at the start of an input pulse and remains in that until the next input or clock pulse.

Synchronous sequential ckt is used in flip-flop, Registers, RAM, counters etc.



Combinational Ckt	Sequential Ckt
The output of combinational ckt depends only on the present input. feedback path is not present in combinational ckt	The output of Sequential ckt depends on both present and previous output. feedback path is present in the sequential ckt.
In combinational ckt, memory element are not required.	In the sequential ckt memory elements play an important role and required.
The clock signal is not required for combinational circuits.	The clock signal is required for sequential ckt.
The combinational ckt is simple to design	It is not simple to design a sequential ckt

Latches :-

The basic storage element is called latch as its name suggest latch a and 1.


The output of latch depends upon its current input and on its previous output as it changes. Latches are level-sensitive device.

SR (Set-Reset) Latch :-

SR latch is a circuit with two cross-coupled NOR gate or 2 cross-coupled NAND gate.

SR latch has 2 input S for set and R for RESET. Q and Q' two outputs are present in SR latch.

Q	\bar{Q}	STATE
1	0	Set
0	1	Reset



Case-1 :-

$S=0, R=0$, there is no effect on the output state i.e hold state.

Case-2 :-

$S=1, R=0$, this will always set $Q=1$, where it will remain even after SET return to 0.

Case-3 :-


$S=0, R=1$, this will always Reset $Q=0$, where it will remain even after RESET return to 0

Case-4 :-

$S=1, R=1$, this condition tries to SET and RESET the latch at the same time and produces $Q=Q'=0$, the resulting output state is erratic and unpredictable.

SR Latch (NAND Gate) :-

S	R	Q_n
0	0	Invalid
0	1	1
1	0	0
1	1	ON (Memory)



Flip-flops:-

The memory elements used in sequential ckt are known as flip flops. The flip flops are binary cell that can store one bit of information. A flip flop ckt has two outputs, one for the normal value and other for the complement value of bit stored in it.

There are various types of FF that we need to stu


- SR flip flop
- D flip flop
- JK flip flop
- Master slave flip flop
- T flip flop.

① SR flip flop :-

SR flip flop has three inputs, labelled, S (set), R (Reset) and C [clock]. It has an output Q and sometimes the flip flop has a complemented output.

There is an arrowhead-shaped symbol in front of the letter C to designate a dynamic input.

The dynamic indicator symbol denotes the fact that the flip flop responds to a positive transition (from 0 to 1) of input clock pulse.



The operation of the SR flip flop is as follows:

- If there is no signal at the clock input C, the output of the circuit cannot change irrespective of the value at inputs S and R.
- Only when the clock signals changes from 0 to 1 can the output be affected according the values in inputs S and R.

Truth table :-

S	R	Q_n
0	0	Q_n
0	1	0 (Reset)
1	0	1 (Set)
1	1	Invalid

Characteristics table :-

Clk	S	R	Q_n	Q_{n+1}
↑	0	0	0	0 $\rightarrow Q_n$
↑	0	0	1	1 \rightarrow -
↑	0	1	0	0 \rightarrow 0
↑	0	1	1	0 \rightarrow -
↑	1	0	0	1 \rightarrow 1
↑	1	0	1	1 \rightarrow -
↑	1	1	0	X \rightarrow Invalid
↑	1	1	1	X \rightarrow Invalid

K-mapping :-

	$\bar{R}Q_n$	$\bar{R}Q_n$	RQ_n	$R\bar{Q}_n$
\bar{S}	1			
S	1	1	X	X

Boolean Expression :- $\boxed{\bar{R}Q_n + S}$

Characteristic Equation :-

$$\boxed{Q_{n+1} = \bar{R}Q_n + S}$$


Excitation table :-

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

{X = Either 1 or 0}

D - flip flop :-

This is also known as data flip flop or delay ff.
 It is a digital circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing input signal occurs.
 The output follows the input only on the active stage of the clock pulse.



Truth table :-

clk	D	Q_n
↓	X	Q_n
↑	0	0 (Reset)
↑	1	1 (Set)

K-mapping:-

Characteristic equation \Rightarrow $Q_{n+1} = D$

Characteristic table:-

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Excitation table:-

Q	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Jk flip-flop :-

The Jk flip flop is similar to the SR flip flop but there is no change in state when the J and k inputs are both Low.


The SR flip-flop or set Reset flip-flop has lots of advantages, But it has the following switching problem,

- * when S and R inputs are set 0, this condition is always avoided.

- * when S or R input changes their state, while the enable input is 1, the incorrect latching action occurs.

The Jk flip-flop removes these two drawbacks of SR flip-flop.

The difference b/w Jk flip flop and SR flip flop is that when both inputs of SR flip flop is set to 1, the circuit produces an invalid state as output, but in case of Jk flip flop there is no invalid state even if both the J and k are set to be 1.



Truth table :-

clk	J	K	Q_{n+1}
↓	X	X	Q_n
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	Q_n (Toggle state)

Characteristic Table :-

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

K-mapping :-

$\bar{J} \bar{K} Q_n$	$\bar{K} Q_n$	$\bar{T} Q_n$	$T Q_n$	$T \bar{K} \bar{Q}_n$
1	1	1		
1	1	1		1

Characteristic Eqn :-

$$Q_{n+1} = \bar{T} Q_n + T \bar{Q}_n$$

Excitation Table :-

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Race around condition in JK flip flop :-

Race around condition occurs in JK flip-flop when both its inputs $J=K=1$ and also the clock is equal to 1 for a long period.


- For JK flip flop, if $J=K=1$ and $clk=1$ for a long period of time, then output Q will toggle

as long as clk remains high which makes the output unstable or uncertain.

- This is called race around condition in JK flip flop
- We can overcome this problem by making the clock is equal to 1 for very less duration
- The circuit used to overcome race around conditions is called the Master slave JK flip flop.



Master slave JK flip flop :-




- The overall circuit acts as a single flip flop and stores one bit.
- At any instance only one flip flop is triggered.
- The problem of race around condition is not present in master slave.
- The function table of Master Slave JK flip flop and JK flip flop are the same.
- It stores one bit of data.

Working of master slave flip flop :-

- When the clock pulse goes to 1, the slave is isolated. J and K inputs may affect the state of the system. The slave ff is isolated until the clock pulse goes to 0. When the clock pulse goes back to 0, information is passed from the master flip flop to slave and output is obtained.
- Firstly the master flip flop is positive level triggered and the slave flip flop is negative level triggered, so the master responds before slave.
- If $J=0$ and $K=1$, the high Q' output of the master goes to the K input of the slave and the clock forces the slave to reset, thus the slave copies the master.
- If $J=1$ and $K=0$, the high Q output of the master goes to the J input of the slave and the negative transition of the clock sets the slave, copying the master.
- If $J=1$ and $K=1$, it toggles on the positive transition of the clock and thus the slave toggles on the negative transition of the clock.
- If $J=0$ and $K=0$, the flip flop is disabled and Q remains unchanged.

T flip flop (Toggle flip flop) :-

T flip flop is the simplified version of JK flip flop. It is obtained by connecting the same input 'T' to both inputs of JK flip flop. It operates with only positive clock transition or negative clock transition.




Function Table :-

CLK	T	Q_{n+1}
↑	0	Q_n
↑	1	\bar{Q}_n

Characteristics Table :-

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

K-mapping :-



$$\text{Characteristic Eqn} \Rightarrow Q_{n+1} = \bar{T}Q + T\bar{Q}$$

$$Q_{n+1} = T \oplus Q_n$$

Excitation Table :-

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

flip-flop Conversion :-

The following steps to convert the FF

- * Consider truth table for destination FF and extend it as excitation table of source FF
- * Draw k map for source FF input variables
 - It will provide expression for conversion
- * Draw the ckt add-to k-map Expression.

① SR to JK flip flop :-

Truth table of JK

J	K	Q_n	Q_{n+1}
0	0	X	Q_n
0	1	X	\bar{Q}_n
1	0	X	0
1	1	X	1

// use characteristic table

Excitation table for SR

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Conversion table

J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	0	1	X	0
0	0	0	0	0	X
0	0	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

k-map


JK		S			
		00	01	11	10
Q_n	0			1	1
	1	X			X

JK		R			
		00	01	11	10
Q_n	0	X	X		
	1		1	1	

$$S = \bar{Q}_n J$$

$$R = Q_n K$$

Logic diagram:



⑤ SR to D flip flop :-



Truth table of D

D	Q_n	Q_{n+1}
0	X	0
1	X	1


Conversion table

D	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

K mapping :-



Logic diagram



⑥ SR to T flip flop :-



Truth table of T

T	Q_n	Q_{n+1}
0	X	\bar{Q}_n
1	X	\bar{Q}_n

Conversion table

T	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1


K-mapping



Excitation table of SR

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Logic diagram



④ JK to SR Flip Flop :-

Truth table of SR

S	R	Q_n+1
0	0	Q_n
0	1	0
1	0	1
1	1	Invalid

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Conversion table

S	R	Q_n	Q_{n+1}	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	Invalid	Invalid	Don't Care	
1	1	Invalid	Invalid	Don't Care	

K-mapping


Q_n	SR	00	01	11	10
0			X	1	
1		X	X	X	X

$J = S$

Q_n	SR	00	01	11	10
0		X	X	X	X
1		X	1	X	

$K = R$

Logical Circuit :-



⑤ JK to T flip flop :-

Characteristic table of T

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation table of Tk

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Conversion table

T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

k-mapping


T	Q_n	0	1				
0	0	X		/	/	/	/
1	1	1	X	/	/	/	/

for J
 $J = T$

T	Q_n	0	1				
0	0	X		/	/	/	/
1	1	X	1	/	/	/	/

for K
 $K = T$

Logic diagram :-



⑥ JK to D flip flop :-

Conversion table

D	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

k-mapping


T	Q_n	0	1				
0	0	X		/	/	/	/
1	1	1	X	/	/	/	/

$J = D$

T	Q_n	0	1				
0	0	X	1	/	/	/	/
1	1	1	X	/	/	/	/

$K = \bar{D}$

Logic circuit :-



⑦ D flip flop to SR flip flop :-

Characteristic table of SR

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Initiation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
0	0	0
1	1	1

Conversion table


S	R	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	X	X
1	1	1	X	X

K-mapping :-

Q_n	SR		S	
	00	01	11	10
0			X	1
1	1		X	1

$$D = S + \bar{R}Q_n$$

Logic diagram



⑧ D to JK :-


T	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	1	1	1	1
0	1	0	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

K-mapping :-

$Q_n \backslash J_k$	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$D = \bar{K}Q_n + JQ_n$$

logical Circuit :-



⑨ D to T flip-flop :-


T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

$Q_n \backslash T$	00	01
0	0	1
1	1	0

$$D = T \oplus \bar{Q}_n + \bar{T}Q_n$$

$$D = T \oplus Q_n$$

logic diagram :-




Counters:-

A counter is a sequential ckt consisting of a set of flip-flops connected in a suitable manner to convert the sequence of the input pulses presented to it in digital form.

If the pulse is generated by an event then it is called event counter.


The n-number of flip-flop can count upto 2^n No. of pulses.



① Asynchronous counter :-


This counter is also known as Ripple counter.

The first flip flop is driven by external clock while the successive flip-flops by the output of preceding flip-flop. In other words, in this ckt each flip-flop is triggered by the output from the previous flip-flop which limits its speed of operation.



② Synchronous Counter:-

All the flip-flop are simultaneously driven by common clock. Settling time of counter is equal to the propagation delay of a single flip-flop.



Asynchronous Counter

The flip-flops are triggered either by clock pulse or by the output generated by preceding flip-flop.

Flip-flops are not clocked simultaneously.

Circuit is simple for more no. of states.

Speed is slow as the clock is propagated through no. of stages.

Decoding error is present.

Synchronous Counter

All the flip-flops are triggered by a common clock pulse.

Flip-flops are clocked simultaneously.

Circuit becomes complicated as no. of state increases.

Speed is high as the clock is given at the same time.


Decoding error is not present.

Ripple Counter (Asynchronous Counter) :-

In this counter, clock pulse is applied to the first flip-flop i.e. the least significant bit stage of the counter and the successive flip-flop is triggered by the output of the previous flip-flop and thus the counter has a cumulative settling time.

The first stage of the counter switches first, on the application of a clock pulse. This change in state of 1st FF act as clock input to 2nd FF. Similarly change in state of 2nd FF act as clock input to 3rd FF.


The successive stages change their state in turn causing a ripple through effect of the count pulse. As trigger move through the FF like a ripple, it is called a ripple counter.



The flip-flop is negative edge triggered i.e. FF will change its state only when clock or output of previous flip-flop changes from 1 to 0.

Q_c	Q_B	Q_A	CLK
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

The truth table of 3-bit FF can also be represented in waveform as



The counter in the diagram has 8 different states. Thus it is a MOD-8 ripple counter. The MOD number (or modulus) of a counter is the total number of states it sequences through in each complete cycle.

$$\text{MOD number} = 2^n$$


where n is number of flip-flop

The maximum binary number counted by the Counter is $2^n - 1$. Thus a 3-flip-flop can count as high as 7.


$$\text{Max Count} = 2^n - 1$$

$$(111)_2 = 2^3 - 1 = (7)_{10}$$

Up Counter and Down Counter for positive edge clock :-




3-bit binary up counter




3-bit binary down counter

Up Counter and down counter for negative Edge clock :-





3-bit binary up counter




3-bit binary down counter

3-bit asynchronous Binary Up Counter :-



No. of pulse	Q_2	Q_1	Q_0
0	-	-	-
1	0	0	1
2	0	1	0
3	0	1	0
4	1	0	1
5	1	0	0
6	1	0	1
7	1	1	0
8	1	1	1

3-bit asynchronous Binary down counter :-



Decimal	Q_c	Q_b	Q_a
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1	0	0	1
0	0	0	0

MOD-6 A synchronous Counter :-


For constructing a Mod-6 counter we require three flip-flop (2^3). MOD-6 counter will count 6 states from 000 to 101.

Truth table :-

Q_c	Q_b	Q_a	Reset logic
0	0	0	1
0	0	1	1
0	1	0	1
1	0	1	1
1	0	1	1
1	1	0	0
1	1	1	0

Present state	Next state
000	001
001	010
010	011
011	100
100	101
101	000


Reset the state to 000₂ when 110₂ is detected.



$$\text{clear} = Q_c' + Q_b' \\ = \overline{Q_c \cdot Q_b}$$

Logic diagram as next page with 3 flip-flop

page with



BCD Ripple Counter :-


This is also called decade counter. A binary code decimal (BCD) is a serial digital counter that counts ten digits. And it resets for every new clock input. As it can go through 10 unique combination of output, it is also called as "Decade counter". A BCD counter can count 000 to 1001.

	Q_3	Q_2	Q_1	Q_0	Cout
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	X
12	1	1	0	0	X
13	1	1	0	1	X
14	1	1	1	0	X
15	1	1	1	1	X

Q_0	Q_1	Q_2	Q_3
00	1	1	X
01	1	1	X
"	1	1	X
10	1	1	0



$$\begin{aligned} C_{out} &= \overline{Q_3} + \overline{Q_1} \\ &= \overline{Q_3 \cdot Q_1} \end{aligned}$$

Logic diagram :-



3-bit up/down Counter :-

- Both Up and Down Counters are combined.
- A mode control input (M) is used.
- $M=0$ (Up Counting)
- $M=1$ (Down Counting)



3-bit up-down Counter

Synchronous Counter

Synchronous means at same time. In synchronous counters, clock pulse is applied to all the flip-flops at the same time.

To design the synchronous counters following steps to be followed

- ① Decide the no. and type of flip flop.
- ② Excitation table for the flip-flop.
- ③ State diagram and circuit excitation table
- ④ Obtain boolean expression.
- ⑤ Draw circuit diagram.

2-bit Synchronous up counter :-

- ① JK flip-flop (2 flip-flop)
- ② Excitation table of JK FF

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

- ③ State diagram and Ckt excitation table

Q_1	Q_2	\bar{Q}_1	\bar{Q}_2	J ₁	K ₁	J ₂	K ₂
0	0	0	1	0	X	1	X
0	1	1	0	1	X	X	1
1	0	1	1	X	0	1	X
1	1	0	0	X	1	X	1

④

	0	1
X	X	
	X	

$$J_1 = Q_2$$

	0	1
1	X	
1	X	

$$J_2 = 1$$


	0	1
X	X	
0	1	

$$k_1 = Q_2$$

	0	1
X	1	
X	1	

$$k_2 = 1$$

⑤ Logic diagram



3-bit Synchronous Up Counter :-


① Determine number of flip-flop and decide type of flip-flop.

$$\text{No. of flip-flop} = 3$$

② Excitation table of T flip-flop

Q_{in}	Q_{out}	T
0	0	0
0	1	1
1	0	1
1	1	0

③ State diagram



Present state			Next state			Flip flop		
Q_3	Q_2	Q_1	\bar{Q}_3	\bar{Q}_2	\bar{Q}_1	T_3	T_2	T_1
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	0	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

④ K-mapping

$Q_1 \backslash Q_2, Q_3$	000	001	010	011
00	1	1	1	1
01	1	1	1	1

$$T_1 = 1$$


$Q_1 \backslash Q_2, Q_3$	000	001	010	011
00	0	0	0	0
01	1	1	1	1

$$T_2 = Q_1$$

$Q_1 \backslash Q_2, Q_3$	000	001	010	011
00	0	0	0	0
01	0	0	1	1

$$T_3 = Q_1, Q_2$$

⑤ logic ckt



Pkg@084


Registers :-

The flip-flop are essential component in clocked sequential ckt.

To increase the storage capacity, we have to use group of flip-flop. The group of flip-flop is known as storage or register.

n-bit register consists of group of n-flip-flop capable of storing n bit of binary information.


All the flip-flops are connected in series to store multiple bit of data.



(register constructed with four D type ff.

- * 'clock' triggers all flip flop on the positive edge of pulse.
- * 'clear' is used for clearing the register to all 0 prior to its clocked operation.

D₁₀₁₁




Shift Register :-


Shift register is a group of ff used to store multiple multiple bit of data. The bits stored in such registers can be made to move

Serial Input Serial Out (SISO)


14
109




clk	Q_3	Q_2	Q_1	Q_0
initially	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1




SIFO




clk	Q_3	Q_2	Q_1	Q_0
initial	0	0	0	0
↑	1	0	0	0
↑	1	1	0	0
↑	1	1	1	0
↑	1	1	1	1




PIFO





Universal Shift register :-



① when load = 1

The data input & match the input of flip flop

⑤ when load = 0

The data output of each flip flop feedback to D Input

Hazards :-

Hazards occurs in combinational Ckt where they may cause a temporary false o/p value when this condition occurs in asynchronous sequential Ckt, it may result in a transition to a wrong stable state

Hazards are unwanted switching transients that may appear at the o/p of a circuit because of different path ~~and~~, different propagation delay.


Types of Hazard

- ① Static 1 Hazard
- ② Static 0 Hazard
- ③ Dynamic Hazard
- ④ Essential Hazard


Static 1 :- Output remains in the 1 state but due to propagation delay it goes to 0 and come back to 1 state



Static 0 :- Output remains in the 0 state but due to propagation delay it goes to 1 state and come back to 0 state



Dynamic :- The o/p changes three or more times when it change from 1 to 0 or 0 to 1




Essential Hazard :

This occurs in asynchronous ckt, due to the unequal delays along 2 or more paths.

Ans : Latching hazard

Example:




$$Y = X_1 X_2 + \bar{X}_2 X_3$$

$$Y = AB + \bar{B}C$$



for removing hazard
we need 1 more
path

∴ hazard free logic of above ckt



RAM

- * RAM is volatile memory.
- * Data stored in RAM can be retrieved & altered.
- * High speed memory.
- * RAM is used to store the data that is currently processing.

CPU can access the data stored in RAM

Large size with higher capacity

RAM are used in primary memory, CPU cache.

Costlier.

ROM

ROM are non-volatile.

Data in ROM can only be read.

Slower than RAM.

* It stores instructions required during bootstrap of the computer.

CPU cannot access the data in ROM

Small size with less capacity.

ROM are used in micro-controllers, firmware.

Cheaper than RAM

memory

primary

RAM
SRAM
DRAM

secondary

ROM
PROM
EPROM
EEPROM

cache

Registers

Hard disk
magnetic tape
Disk drive