/
sortnet_Stream_Adapter.vhdl
247 lines (206 loc) · 7.56 KB
/
sortnet_Stream_Adapter.vhdl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
-- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-- =============================================================================
-- Authors: Patrick Lehmann
--
-- Entity: Sorting Network: Stream to sortnet adapter
--
-- Description:
-- -------------------------------------
-- .. TODO:: No documentation available.
--
-- License:
-- =============================================================================
-- Copyright 2007-2016 Technische Universitaet Dresden - Germany
-- Chair of VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- =============================================================================
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library PoC;
use PoC.utils.all;
use PoC.vectors.all;
use PoC.components.all;
use PoC.sortnet.all;
entity sortnet_Stream_Adapter is
generic (
STREAM_DATA_BITS : positive := 32;
STREAM_META_BITS : positive := 2;
SORTNET_IMPL : T_SORTNET_IMPL := SORT_SORTNET_IMPL_ODDEVEN_MERGESORT;
SORTNET_SIZE : positive := 32;
SORTNET_KEY_BITS : positive := 32;
SORTNET_DATA_BITS : natural := 32;
INVERSE : boolean := FALSE
);
port (
Clock : in std_logic;
Reset : in std_logic;
In_Valid : in std_logic;
In_IsKey : in std_logic;
In_Data : in std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
In_Meta : in std_logic_vector(STREAM_META_BITS - 1 downto 0);
In_Ack : out std_logic;
Out_Valid : out std_logic;
Out_IsKey : out std_logic;
Out_Data : out std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
Out_Meta : out std_logic_vector(STREAM_META_BITS - 1 downto 0);
Out_Ack : in std_logic
);
end entity;
architecture rtl of sortnet_Stream_Adapter is
constant C_VERBOSE : boolean := FALSE;
constant GEARBOX_BITS : positive := SORTNET_SIZE * SORTNET_DATA_BITS;
constant PIPELINE_STAGE_AFTER : natural := 2;
constant META_ISKEY_BIT : natural := 0;
constant META_BITS : positive := STREAM_META_BITS + 1;
signal MetaIn : std_logic_vector(META_BITS - 1 downto 0);
signal gearup_Valid : std_logic;
signal gearup_Data : std_logic_vector(GEARBOX_BITS - 1 downto 0);
signal gearup_Meta : std_logic_vector(META_BITS - 1 downto 0);
signal sort_Valid : std_logic;
signal sort_IsKey : std_logic;
signal sort_Data : std_logic_vector(GEARBOX_BITS - 1 downto 0);
signal sort_Meta : std_logic_vector(STREAM_META_BITS - 1 downto 0);
signal geardown_nxt : std_logic;
begin
In_Ack <= '1';
MetaIn(META_ISKEY_BIT) <= In_IsKey;
MetaIn(META_BITS - 1 downto META_BITS - STREAM_META_BITS) <= In_Meta;
gearup : entity PoC.gearbox_up_cc
generic map (
INPUT_BITS => STREAM_DATA_BITS,
OUTPUT_BITS => GEARBOX_BITS,
META_BITS => META_BITS,
ADD_INPUT_REGISTERS => FALSE,
ADD_OUTPUT_REGISTERS => FALSE
)
port map (
Clock => Clock,
In_Sync => '0',
In_Data => In_Data,
In_Meta => MetaIn,
In_Valid => In_Valid,
Out_Sync => open,
Out_Data => gearup_Data,
Out_Meta => gearup_Meta,
Out_Valid => gearup_Valid
);
genOES : if SORTNET_IMPL = SORT_SORTNET_IMPL_ODDEVEN_SORT generate
signal DataInputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
signal DataOutputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
begin
DataInputMatrix <= to_slm(gearup_Data, SORTNET_SIZE, SORTNET_DATA_BITS);
-- mux(gearup_Valid, (SORTNET_SIZE * SORTNET_DATA_BITS downto 1 => 'U'), gearup_Data)
sort : entity PoC.sortnet_OddEvenSort
generic map (
INPUTS => SORTNET_SIZE,
KEY_BITS => SORTNET_KEY_BITS,
DATA_BITS => SORTNET_DATA_BITS,
META_BITS => STREAM_META_BITS,
PIPELINE_STAGE_AFTER => PIPELINE_STAGE_AFTER,
ADD_OUTPUT_REGISTERS => FALSE
)
port map (
Clock => Clock,
Reset => Reset,
In_Valid => gearup_Valid,
In_IsKey => gearup_Meta(META_ISKEY_BIT),
In_Data => DataInputMatrix,
In_Meta => gearup_Meta(META_BITS - 1 downto META_BITS - STREAM_META_BITS),
Out_Valid => sort_Valid,
Out_IsKey => open,
Out_Data => DataOutputMatrix,
Out_Meta => sort_Meta
);
sort_Data <= to_slv(DataOutputMatrix);
end generate;
genOEMS : if SORTNET_IMPL = SORT_SORTNET_IMPL_ODDEVEN_MERGESORT generate
signal DataInputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
signal DataOutputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
begin
DataInputMatrix <= to_slm(gearup_Data, SORTNET_SIZE, SORTNET_DATA_BITS);
sort : entity PoC.sortnet_OddEvenMergeSort
generic map (
INPUTS => SORTNET_SIZE,
KEY_BITS => SORTNET_KEY_BITS,
DATA_BITS => SORTNET_DATA_BITS,
META_BITS => STREAM_META_BITS,
PIPELINE_STAGE_AFTER => PIPELINE_STAGE_AFTER,
ADD_OUTPUT_REGISTERS => FALSE
)
port map (
Clock => Clock,
Reset => Reset,
In_Valid => gearup_Valid,
In_IsKey => gearup_Meta(META_ISKEY_BIT),
In_Data => DataInputMatrix,
In_Meta => gearup_Meta(META_BITS - 1 downto META_BITS - STREAM_META_BITS),
Out_Valid => sort_Valid,
Out_IsKey => open,
Out_Data => DataOutputMatrix,
Out_Meta => sort_Meta
);
sort_Data <= to_slv(DataOutputMatrix);
end generate;
genBS : if SORTNET_IMPL = SORT_SORTNET_IMPL_BITONIC_SORT generate
signal DataInputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
signal DataOutputMatrix : T_SLM(SORTNET_SIZE - 1 downto 0, SORTNET_DATA_BITS - 1 downto 0);
begin
DataInputMatrix <= to_slm(gearup_Data, SORTNET_SIZE, SORTNET_DATA_BITS);
sort : entity PoC.sortnet_BitonicSort
generic map (
INPUTS => SORTNET_SIZE,
KEY_BITS => SORTNET_KEY_BITS,
DATA_BITS => SORTNET_DATA_BITS,
META_BITS => STREAM_META_BITS,
PIPELINE_STAGE_AFTER => PIPELINE_STAGE_AFTER,
ADD_OUTPUT_REGISTERS => FALSE
)
port map (
Clock => Clock,
Reset => Reset,
In_Valid => gearup_Valid,
In_IsKey => gearup_Meta(META_ISKEY_BIT),
In_Data => DataInputMatrix,
In_Meta => gearup_Meta(META_BITS - 1 downto META_BITS - STREAM_META_BITS),
Out_Valid => sort_Valid,
Out_IsKey => sort_IsKey,
Out_Data => DataOutputMatrix,
Out_Meta => sort_Meta
);
sort_Data <= to_slv(DataOutputMatrix);
end generate;
geardown : entity PoC.gearbox_down_cc
generic map (
INPUT_BITS => GEARBOX_BITS,
OUTPUT_BITS => STREAM_DATA_BITS,
META_BITS => STREAM_META_BITS,
ADD_INPUT_REGISTERS => TRUE,
ADD_OUTPUT_REGISTERS => FALSE
)
port map (
Clock => Clock,
In_Sync => sort_Valid,
In_Valid => sort_Valid,
In_Data => sort_Data,
In_Meta => sort_Meta,
In_Next => geardown_nxt,
Out_Sync => open,
Out_Valid => Out_Valid,
Out_Data => Out_Data,
Out_Meta => Out_Meta
);
end architecture;