Skip to content
View ValeriyAndreevichPushkarev's full-sized avatar
Block or Report

Block or report ValeriyAndreevichPushkarev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Add_16_bit Add_16_bit Public

    Contains synthesis results for adder(16 bit)

    Verilog 1

  2. Selector_16_bit Selector_16_bit Public

    Contains synthesis results for selector(12-14-16 bit)

    Verilog 1

  3. BAC BAC Public

    Not a Big hAdron Collider, its simple description of Build A Questions technique

    1

  4. Selector_8bit Selector_8bit Public

    This repository contains descriptions and synthesis results for different selectors

    Verilog

  5. RegistrationByAttributes RegistrationByAttributes Public

    Simple project to register everything in containers with attributes

    C#

  6. PhDCoverLetters PhDCoverLetters Public

    Repo with PhD cover letters