## HOPP Driver Generator Documentation

Thomas Fischer

August 19, 2013

# Contents

1	Introduction 3							
	1.1	Origin	s and Goals	3				
	1.2	Termin	nology	4				
2	Get	ting St	tarted	5				
	2.1	Setup		5				
	2.2	Board	Description Language	6				
	2.3	Genera	ration Backends					
	2.4	Proces	s	1				
		2.4.1	Checking out the Generator	1				
		2.4.2	Building the Generator	2				
		2.4.3	Running the Generator	2				
		2.4.4	Executing your Application	4				
3 Driver Description		ver De	scription 1	5				
	3.1			6				
		3.1.1	Component	6				
		3.1.2	Port	7				
		3.1.3	State	7				
	3.2							
	_	3.2.1	Queueing	9				
		3.2.2	Forwarding	0				
		3.2.3	I/O Threads	1				
		3.2.4	Bitwidth Translation	2				
	3.3	Protoc	col					
	0.0	3.3.1	Control Flow					
		3.3.2	Message Encoding	_				
		3.3.3	Sequence charts					
	3.4		at Driver Implementations					
	0.1	3.4.1	C++ Host-Side Driver					
			Virtex 6 ML 605 Board-Side Driver					

4	Ger	erator 4	<b>42</b>
	4.1	Used Libraries	42
		4.1.1 JFlex & CUP	42
		4.1.2 Katja	42
	4.2	Generation Process	43
	4.3	Models	43
		4.3.1 Board Model	44
		4.3.2 C/C++ Model	46
		4.3.3 MHS Model	49
	4.4	Extensions	50
		4.4.1 Adding Host Drivers	50
		4.4.2 Adding Workflows and Boards	51
		4.4.3 Utility Classes	52

## Chapter 1

## Introduction

This document is intended to give an overview over the HOPP Driver Generator for both, users and developers. While the first chapters are more addressed towards users of the generator, the later ones are more addressed towards developers.

The HOPP Driver Generator itself is intended to provide embedded system developers with a simple, convenient API to communicate with their designed hardware components. This interface provides methods for synchronous as well as asynchronous communication over different communication media, for example Ethernet.

To our knowledge, such an interface for communication with VHDL components has not been done so far, though extensive research exists concerning efficient communication between PCs and FPGAs over different communication channels, mainly Ethernet [3, 1, 2].

The architecture has been prototyped with a C++ frontend communicating with a Xilinx Virtex 6 ML-605 FPGA over Ethernet. The design of the driver generator enables easy extension to support other frontend languages, FPGA boards or transport media.

## 1.1 Origins and Goals

The HOPP Driver Generator originally was and currently is developed by the Software Technology Group of the University of Kaiserslautern in cooperation with the Microelectronic Design Research Group of the University of Kaiserslautern.

The non-functional design goals of this project are:

- Probably better filled out by the EIT department;)
- An easy-to-use driver and driver generator
- Well-documented api

- Modularity and extensibility
- Meaningful error description

## 1.2 Terminology

This section explains the terminology used in this document and the project in general.

**Driver** The complete software product is called the *driver*. It enables programmatic, software-side communication with the hardware platform.

**Board / board-side** The driver is split in two parts, one of which has to be uploaded and executed to the hardware platform itself. This part of the driver is referred to as *board-side* driver. Sometimes, the terms *server* and *server-side* might be used instead, since this driver acts similar to a server.

**Host / host-side** In contrast to the board-side driver, the *host-side* driver is located on the communicating computer. This part contains the actual API, embedded developers will work with. Sometimes, the terms *client* and *client-side* might be used instead, since this driver part acts more like a client.

## Chapter 2

# Getting Started

The purpose of this chapter is to explain how to properly build and use the generator. This includes generation of board-side and host-sided drivers for the specified board.

## 2.1 Setup

In the following, the tools required to build and execute the driver generator are introduced. Please note, that all tools have to be executable from the command line. This requires (for example) Windows users to adjust their PATH variable.

**Java** The generator is implemented in Java due to tool support and the environment of the Software Technology Group. Consequently, a JDK version 6 or above is required.

**Gradle** Gradle<sup>1</sup> is a build tool, similar to *Maven* or *Ant* (like *Make*, but - for the most part - easier to manage within larger projects). It supports the dependency management from Maven while retaining the flexibility of Ant. Plugins required by the build process are automatically downloaded by Gradle.

Mercurial Mercurial<sup>2</sup> is a distributed versioning tool, comparable with GIT, Bazar, or (to some degree) Subversion. The sources of the driver generator are located in a mercurial repository. If you acquired the sources (and this document) through other means mercurial is not required.

**Doxygen** Doxygen<sup>3</sup> is used for generation of a Java API-like html description of the driver API. While this generation is not required for the driver, it is highly recommended for easier integration of the generated driver.

<sup>&</sup>lt;sup>1</sup>available at http://www.gradle.org/

<sup>&</sup>lt;sup>2</sup>available at http://mercurial.selenic.com/

<sup>&</sup>lt;sup>3</sup>available at http://www.doxygen.org/

Xilinx Toolsuite In order to generate a .bit and an .elf file that can is used to program the FPGA, the Xilinx toolsuite is required. This includes ISE for generating IPCores out of VHDL files, XPS for composing these and synthesising the .bit file, and SDK for generation of the .elf file.

Interaction with these tools is reduced to a minimum by using the command line interface provided by Xilinx whenever possible. This in turn also implies, that the tools can not be used for the actual board design, but only for the synthesis process.

Both XPS and the Xilinx SDK have to be accessible from console using the commands xps and xsdk respectively.

C/C++11 Compiler The currently provided host-side driver is written in C++11. Hence, a C/C++11 compiler is required as well. For design of the host-side application build on top of the api, a development environment might also be desirable. The generated code has been successfully compiled using gcc 4.7.2. As development environment, Eclipse 4.2 (Juno) with CDT 8.1 or above is recommended.

## 2.2 Board Description Language

In this section, the *board description language* (abbreviated: *bdl*) is introduced. The language is used to specify a board, for which a driver and project files should be generated.

A board specification file consists of several *declarations*, that may appear in arbitrary order. For improved readability of the board description file, it is advisable to provide declarations in the same order as they are explained in this document.

In these declarations *blocks* and *code blocks* are used. A block wraps additional properties of a specific declaration. It is surrounded with curly brackets {}. A code block is a block that directly be induced in the driver, i.e., it contains code in the target language of the driver. The code is surrounded by curly brackets and colons {::}.

A board description is considered to be *correct*, iff all all required declarations are made, all referenced declarations occur and match, and no duplicates are encountered. The following explanations of BDL declarations contain further information of what properties have to hold in order for the board description to be correct. Naturally, syntax errors will also result in an incorrect board description.

Please note, that code within code blocks is not analysed and therefore not used for the determination of correctness. A board description is considered to be correct, even if the code block contains errors. It is therefore advisable, to use code blocks cautiously.

### Import

Import declarations reference additional board description files, that also should be used to generate the driver. The driver generator will collect all imported files recursively and compile one large driver out of all these files. As a result, a file is considered to contain no imports but all declarations of the imported files. Circular imports are ignored. Correctness analysis is only performed on the complete, composed board model, not on individual files.

```
import "some/samplefile.bdf"
```

The declaration consists of the keyword import followed by a string containing the path of the file to be imported.

#### Medium

The medium declaration describes over which medium board and host should communicate with each other. There has to be exactly one medium definition in a complete board description.

```
medium ethernet { ... }
```

It consists of the keyword medium followed by the medium identifier and a block describing medium-specific properties. Depending on the chosen medium, several properties are possible and required.

**Ethernet** The Ethernet medium is selected using the keyword **ethernet**. The following block has to specify the mac address, ip address, subnet mask, standard gateway and port number.

```
medium ethernet {
    mac "00:0a:35:00:01:02"
    ip "192.168.2.10"
    mask "255.255.255.0"
    gate "192.168.2.1"
    port 8844
}
```

All theses properties are specified in a rather intuitive way. Missing any of these properties marks an error, since there are no default values defined.

**USB/UART** Connection over USB/UART is done with the keyword uart. No property block is provided for this communication medium as no further configuration is required.

```
medium uart
```

#### Scheduler

With use of the scheduler declaration, it is possible to override the default scheduler on the board. This can improve general driver performance for specific applications.

```
schedule {: ... :}
```

The declaration consists of the keyword schedule followed by a code block containing the code of the user-defined scheduler.

Note, that no guarantees can be given for a user-defined scheduler. For a more detailed description of the default scheduler and actions required by a user-defined scheduler, check out the board-side control flow graphs in Section 3.3.1.

## Options

Several global properties of the board are specified directly without using distinct blocks. At this time, this includes the debug flag and global queue sizes (see Section 3.2.1 for more details about the different queue types). Queue sizes have to be positive, but may be 0.

```
debug
swqueue 128
hwqueue 32
```

The debug flag results in additional console output of the generated driver. Note, that this output is sent over UART and therefore significantly slows down the driver.

**Important note:** Debugging over UART **vastly** slows down the board side driver. The performance impact is so big, that it can even lead to ICMP timeouts and the complete Ethernet communication breaking down. Debugging over Ethernet is preferred but not implemented so far...

If not specified otherwise, debugging is disabled and the queue sizes are set to default (1024 for the software queue, 64 for the hardware queue).

#### **GPIO**

The GPIO declaration is used to add GPIO devices to the board design. These devices are integrated deeper in the board design and require explicit treatment.

```
gpio in buttons {:
  if(state == 1) reset();
  else if(state == 2) setLEDState(10);
:}
```

As all other declarations, the GPIO declaration begins with a keyword. The next part of the declaration is a direction specifier, telling the generator if the component is an input, output or dual component. Afterwards, the identifier of the component is required. A GPIO component with this identifier has to be available on the board, the driver is built for. Finally, an optional code block can be used to override board-side standard behaviour of the GPIO component.

This code block is only valid for input components (or the input part of a dual component). The default behaviour for input components is forwarding of the value to the host-side driver.

#### Core

A core is a template for components on the board. It contains behaviour specification in form of vhdl files and a matching description of the interface.

```
core adder 1.00.a {
    ...
}
```

A core is declared by the keyword **core** followed by the name of the core and a version string. These two values are used as unique identifier of the core and the combination of both may occur at most once within a board description. Properties of the core are described within a following declaration block. This block consists of two parts. First is a list of sources, that describe the implementation of the core.

```
source "cores/adder_1_00_a.vhd"
```

Source references are very similar to import declarations and only differ in the used keyword and allowed occurrences within the bdl file.

Important note: To build a driver with the Xilinx ISE workflow the driver generator requires the top model source file to contain a VHDL entity with the same name as the specified core. It is further recommended to use the same name for the source file itself. As a result the core, sourcefile and entity share the same name. This property is not checked by the driver generator, since it does require analysis of the provided VHDL code which is not implemented yet. It may still cause the synthesis process to fail. VHDL analysis will be a feature of a later version.

The second part of the core declaration block describes the interface of the core.

```
port in in1, in2, in3
port out out1 {
    width 16
}
```

An interface description consists of several port declarations. A port is either in-going, out-going or dual. The port specification looks somewhat similar to the gpio declaration. The keyword port is followed by a direction specifier and an identifier. Identifiers have to be locally unique and may therefore occur only once within a core. It is possible, to provide several, comma separated identifiers to declare several ports sharing the same properties. These properties are described in another block following the port declaration. This currently only includes the bitwidth of the port. The block can be omitted, resulting in standard values to be used. The default bitwidth of a port is 32-bit.

VHDL analysis can also be used to simplify the specification of the core interface, since it already is fully specified in the VHDL file.

Important note: The ports described using this syntax have to be AXI4 stream compliant and the ports of the vhdl component have to follow a strict naming pattern. The four ports that make up an AXI4 stream have to be suffixed \_data, \_ready, \_valid and \_last accordingly. For example, an in-going AXI4 stream port inA requires the basic ports inA\_data, inA\_ready and so on. Also carefully check directions and widths of these ports, since VHDL code is not analysed and will result in very late error detection.

Finally, the core requires bindings for the implicit clock and reset ports. These may be interleaved with the "normal" AXI stream ports.

```
clk aclk 100
rst aresetn 0
```

The keywords clk and rst begin these bindings. Following the keyword is the identifier of the port in the VHDL component. For the clock port, the frequency (in MHz) can be specified afterwards. The reset port requires a polarity flag, indicating on which signal the component is reset.

#### Instance

The instance declaration instantiates a core on the board. This effectively creates a component on the board with the behaviour and interface specified by the core. The interface declaration itself connects this component with other components.

```
instance adder 1.00.a adder1 {
   ...
}
```

An instance declaration begins with the keyword instance, followed by a reference to the used core and the identifier of the instance itself. The referenced cores are required to be declared within this board description, and used instance identifiers may occur at most once.

A property block is used to make connections between the ports of the core instance with other core instances.

```
bind in1 myAxis
cpu in2, in3 {
    swqueue 10
    hwqueue 5
}
cpu out1 {
    poll 2
}
```

The bind keyword connects a port with an axis. An axis is basically a connection between exactly two ports. Using the same axis identifier for more than two ports is illegal. The keyword cpu connects the specified port to the

board-side driver. The host-side driver will provide methods for direct communication with these ports of the component. Again, a block is used for properties of these driver-attached ports. Specifiable properties include queue sizes (see Section 3.2.1) and automatic value forwarding to the host-side driver (this is explained in more detail in Section 3.2.2). If not specified otherwise, the global queue sizes of the board are used and forwarding is enabled.

For both bindings, the referenced port has to exist within the core declaration.

### 2.3 Generation Backends

The driver generator relies on so-called *generation backends* (or simply *backends*) for code generation. All relevant resources and steps to create the desired output are performed by the backend.

Three different kinds of backends exist:

- workflow backends describe the workflow of synthesis tools. The output of such a backend are all files comprising the board-side driver, that can be uploaded to a corresponding board. Depending on the workflow, different files are generated. For example, a Xilinx ISE workflow usually generates a .bit and an .elf file. For certain boards, additional files are required, e.g. the ps7\_init.tcl for the ZedBoard.
- host backends are responsible for generation of the host-side API. They
  provide all sources required for communication with the board-side driver
  and an easy-to-use interface.
- board backends model the target boards of the driver generator. They are different from the other generation backends, since they do not generate code themselves. Rather, they provide board-specific attributes to the actually generating backends.

### 2.4 Process

If the tools described in Section 2.1 are correctly installed, the following steps should provide you with a working version of the driver generator.

### 2.4.1 Checking out the Generator

First of all, the project has to be checked out (if you are reading this document, you have probably done that already). As of now, the project is only available at the mercurial repository of the Softech Group of the University of Kaiserslautern.<sup>4</sup> The the complete command for the initial checkout is:

 $<sup>^4{</sup>m The\ repository\ is\ located\ at\ https://softech.informatik.uni-kl.de/hg/public/loopy/.}$ 

hg clone https://softech.informatik.uni-kl.de/hg/public/loopy/
<target dir>

Later updates can be performed using hg pull -u (which will pull and immediately update the local copy afterwards.

## 2.4.2 Building the Generator

After checking out the project, all sources have to be compiled and packaged. This can be done using the gradle build tool. The command to build a jar package is gradle jar. Simply type it in a shell in the project root repository, where the file build.gradle is located. Running the build file will generate an executable jar package under the path project>/build/libs. Navigate there and try running it using the command java -jar <name of the jar package>.5

## 2.4.3 Running the Generator

The HOPP Driver Generator can be called using a command line interface (CLI). The CLI offers several parameters to further configure the run of the generator, listed in Table 2.1. Note, that individual backends may provide additional parameters, that are not listed in this table. The CLI parameters are exclusively used to modify the behaviour of the driver generator. The behaviour of the driver itself is only influenced by the provided .bd1 file.

Additionally, a board description file is required by the generator. So a complete call looks like the following line:

java -jar driverGenerator.jar [OPTIONS] <bdl file>.

The output of the generator consists of three groups of files. The first group contains all files that make up the host side of the driver, that can be used to wrap communication with the board and its components. This usually is some sort of library in the chosen target language. The second group of files are those that make up the board side driver. So far, this is a single bit file, which already is initialised with the elf file. A third group consists of temporary files required for generation of the board-side driver. These files usually do not require user interaction, but can be used for debugging in case of errors.

In addition to these sources, documentation for both host- and board-side sources is generated, using doxygen.

**Logging** In addition to the usual logs, the driver generator does aggregate the output of the generation process in logfiles. These can be found in the temporary directory and should be consulted in case of an error.

<sup>&</sup>lt;sup>5</sup>This should result in the usage help and an error, since no .bdl file has been specified.

-s	server board	Select the board backend. The board backend is responsible for generation of the board-side driver and is dependent on the target platform.
-c	client host	Select the host backend. The host backend is responsible for generation of the host-side driver. Usually, a single backend is provided per target language.
-S	serverDir boardDir	Specifies the board directory. The board-side driver, i.e., the .bit and .elf files will be generated in this directory. If none is specified, a directory "server" will be generated inside the current working directory.
-C	clientDir hostDir	Specifies the host directory. All files for the host-side driver will be generated into the specified directory. If none is specified, a directory "client" will be generated inside the current working directory.
-t	temp	Specifies a directory for temporary files created by the generator. This primarily involves files used by the Xilinx toolsuite to create the .bit and .elf files. If none is specified, a directory "temp" will be generated inside the current working directory.
-q	quiet	Sets the log level to quiet. In this mode, the generator will not provide any console output, except for exceptions preventing generation.
-v	verbose	Sets the log level to verbose. The driver generator will print out additional console output, that can be used to track errors in .bdl files and (potentially) the generator.
-d	debug	Sets the log level to debug. The driver generator will print even more console output, that is used solely for debugging the driver generator.
-p	parseonly	Only executes the frontend of the generator, checking for simple parser errors in the provided .bdl files. Can be used to debug the board description.
-n	dryrun	Also performs analysis steps of the backends, but does not generate the actual drivers. Also does not run Xilinx toolsuite. Can be used to further debug the board description.
-h	help	Lists all CLI parameters and a short explanation. The generator will abort after parsing this parameter and not generate anything.

Table 2.1: Summary of current, global CLI parameters

## 2.4.4 Executing your Application

Now the regular design process from Xilinx can be continued. The next step would be writing a host application that uses the generated host-side driver and API (see Section 3.1 for a overview over this API). The board-side driver is represented by the .bit and .elf file resulting from the command line calls preformed by the driver generator. After the FPGA has been programmed using these files, your program should be able to communicate with VHDL components on the FPGA through the API provided by the host-side driver.

Note, that it is required to call the startup method before actually sending data over the driver. It is also recommended, to shut the driver threads down properly by using the provided shutdown method. Both these methods are contained within api/setup.h.

## Chapter 3

# **Driver Description**

This section should provide a conceptual overview of the driver parts. For pure users of the driver generator, only parts of the client side are really relevant. Developers might also be interested in the server part.

For a more detailed documentation of the code and provided methods, Javadoc style comments are provided, which can be transformed into an html or tex representation similar to the Java API specification using doxygen (see Chapter 2 for details on how to enable documentation generation).




Figure 3.1: A high-level view of the data flow from a host application to vhdl components on the board through the generated driver

The overall architecture of the driver is depicted by Figure 3.1. Data is sent from an embedding host application to the host-side driver. This driver communicates over some transport medium with the board-side driver, which in turn distributes the received data to corresponding VHDL components on the FPGA. Results are sent back through the same chain.

## 3.1 API

This section describes, how the host-side API, the hardware designer programs his application against, should look like. This helps designers in writing their application and describes how host-side drivers in other languages should be implemented in general.




Figure 3.2: Exposed classes of the host part

The exposed architecture of the host-side driver is depicted in Figure 3.2. A board is described using multiple *components*. A component is a designed hardware unit, which can have several *ports*, over which data can be sent to or from the component.

### 3.1.1 Component

A component is a piece of designed hardware. It has multiple ports over which communication can take place, i.e. data is sent from or to the component. Usually components receive data, process it and send back some results, though on another port.

The host driver contains an abstract generic component, describing components in general. For each user-defined core, a new subclass is created, which contains the ports specified in the core description. For each instance of a core on the board, an object of the cores subclass together with all its ports is instantiated in the driver respectively. Communication with the boards components happens through these port objects.

Details about the implementation of components can be found in Section 3.4.1.

**GPIO** components These components are specialised, predefined I/O components, used to directly input or output a signal on the board. The GPIO representation in the driver enables the host-side application to write or read this signal. A GPIO component is either used as input or output component. An input component, enables input of a signal. An example for such a component is the pushbutton component on the Virtex 6. An output component

does the opposite and displays a signal on the board. The Virtex 6 has an LED component which is classified as output component. The signal to be displayed can be written to such a GPIO component.

Since such components only hold a single state and perform no processing, communication is not handled via ports. Instead, it is possible to directly read or write the state of the component.

#### 3.1.2 Port

A port marks an AXI stream interface used to send data to or receive data from components. A port is always assigned to a single component, but a component can have multiple ports. Ports can be sending (in-going), receiving (out-going) or bi-directional (dual). These designations seem counter-intuitive at first, since they do not describe the ports on the host-side, but the ports of the driver itself. The user should work with the driver, as if it were the actual board. Consequently, data is sent to an in-going port an received from an out-going port. Values sent to or received from a port have an arbitrary, but fixed bitwidth. Ports are the only way to communicate with components or the board in general (beside aforementioned GPIO components).

Ports allow *synchronous* as well as *asynchronous* communication. A synchronous write to a port waits for the message to be delivered to the component. A synchronous read waits for a value to be received. Asynchronous operations do not wait, but return immediately. Instead, a *task* is scheduled for the operation, which will be performed asynchronously. While the order between tasks and therefore values to a single port is maintained, the order between tasks executed at different ports may differ from the order they were scheduled in.

**Important note:** Synchronous writes are currently not fully supported. The driver does not block until the component has received the written value, but only until the board-side driver has acknowledged and stored the value.<sup>1</sup>

#### 3.1.3 State

Another important part of the API is the *state*, which describes the current progress of a read or write operations. A state is returned by asynchronous operations and can be used to keep track of the operations progress. A *write state* indicates, how many values have already been written to the board (and how many have not), a *read state* indicates, how many values have already been read to the given memory area (and how many still remain). Synchronous

<sup>&</sup>lt;sup>1</sup>To understand the reason for this, one has to consider hardware queues described in the following chapters. The board-side driver is not directly connected to the target component. It only knows, that a value was successfully stored in the hardware queue. A software queue acknowledgement is used instead of this hardware queue acknowledgement, since it would provide no additional value for the user. Real component acknowledgement would require feedback of the empty flag of the hardware queue itself, either over another AXI stream port (reducing the total number of usable ports to 15 for the microblaze) or interrupt flags (which - from a software-engineers point of view - is a horrible way to do things).

operations do not return a state, since such an operation is always finished, once it returns.

## 3.2 Architecture

This section provides an overview of the drivers architecture, that should be followed by all implementations.




Figure 3.3: General architecture of the host-side driver

The architecture of the host-side driver is depicted by Section 3.2. The host-side API consists of the components and ports described in Section 3.1, as well as modules handling communication with the medium, i.e., a reader and a writer module. An application communicates with the driver through components and ports.

In-going ports are connected to the writer, while out-going ports are connected to the reader. Writer and reader are not exposed to the application and steps necessary for communication are performed internally.

The architecture of the board-side driver is depicted by Section 3.2. The board side driver is basically a thread running on the processor of the board. It handles communication with the medium similar as the host-side driver through a writer and a reader module. Another module handles communication with the components implemented on the board. In our case, the components are attached with AXI stream interfaces, but using other interfaces is generally possible.




Figure 3.4: General architecture of the board-side driver

## 3.2.1 Queueing

Due to restricted resources on the board and desired parallelism between the different components and ports, queueing is an important aspect of the driver and different kinds of queues are introduced.

The first and most important type of queues are the host-side *task queues*. Such a queue is introduced for each port and stores operations performed by the user. A write operation does not immediately result in a message sent to the board.

An asynchronous write returns without its values being sent to the board. Even worse, the board may not be able to receive (all) values at this time and require the host to (re)transmit values at a later time. To enable delayed transmission or retransmission of value without stalling the application, queueing of these values is necessary. This is done within the so-called *task queues*. For in-going ports, theses queues store write operations, all their values, and the number values, that have already been acknowledged by the board. Out-going ports also have a task queue, storing the number of already read values and a memory area, to where they have been read.

The write task queues provide a first mechanism of *flow control*. Values are queued up at the host, when the board buffers have been filled and no more values can be received, until the board signals that it can receive more values now. Additionally, they offer *congestion avoidance* to a small degree,

since several small write operations can be packaged together in one message. This reduces the overall number of messages being sent and in accordance the communication overhead produced.

Host-side out-going ports define a second queue, the *value queue*. These queues cache values received by the board. Host-side caching of values reduces read cycles by the application, since values are readily available when a read operation is performed. Resource consumption on the board can be lowered, since only a small number of values have to be cached board-side. Read queues are usually assumed to be infinitely long and values are *forwarded* from the board into theses queues automatically (cf. Section 3.2.2).

With only host-side queues, the board-side driver would only be capable of receiving and processing single values at a time, which have to be directly written to a component. Naturally, sending each value individually results in an increase of messages and therefore communication overhead. To enable reception of multiple values at once, a board-side queue (or software queue) is introduced for each in-going port on the board. Received values are stored in these queues first and forwarded to the target component later on, if the component can process further values. In contrast to the client-side queues, are size-restricted and can only hold a certain number of values, specified in the board description file. Similar queues are introduced for out-going ports, to reduce traffic caused by values being sent back to the host-side driver. These queues cache results from components which are then send in one message.

Since the FPGA usually only has a single processor and is not capable of multi-threading, the board-side driver can only perform a single operation at a time. If a component finished processing and requires a new value to continue, it has to wait until the driver serves the corresponding in-going port. To reduce this downtime and increase overall throughput, a queue is implemented in hardware and placed in between the component and the stream interface of the processor. These hardware queues provide the component with a new value as soon as required. Re-filling of the hardware queue may take several cycles, but values can then be written en block without regarding the computation speed of the attached component. Since hardware queues are actually less efficient in terms of resource consumptions on the board than the software queues, they should be even smaller in size. Again, similar queues on out-going ports cache results, so the component does not have to wait for the driver thread to read the value from the port before the next computation.

## 3.2.2 Forwarding

Values generated on out-going ports on the board are usually automatically forwarded to the read queues of the host-side driver. This leads to shorter read cycles, since values are usually available at the host-side driver and no polling cycle has to be performed.

However, forwarding also leads to several problems:

- ports generating a constant, infinite stream of values will never stop sending values
- considering status ports, a read operation should return the current status, not some stored value
- forwarding in general can lead to unnecessary traffic, since values are sent without being required and as soon as available

To counter these problems, *polling ports* are introduced. These are basically ports without value forwarding. Instead, the host-side driver explicitly requests values, as soon as a read operation is performed on such a port. While this results generally in longer response cycles compared to forwarding ports, values are only sent if required. This obviously is imperative for status ports or ports generating an infinite amount of values. In other scenarios, polling ports may reduce medium traffic in certain cases, but also results in poll messages being sent by the host-side driver, increasing traffic in other cases. Therefore, switching of such a port into polling mode should be considered carefully.

While it does not always make sense (e.g. in the case of status ports), polling ports may still have a read queue. This is especially useful in the scenario of a random number generator, where values are endlessly generated without additional input and not constantly required, but are still be processed en block. Compared to forwarding ports, the read queue of a polling port is limited. The driver will automatically keep the read queue filled.

In contradiction to the usual propagation of queue size parameters, all queue sizes of polling ports (including board-side queues) are set to 0. If other queue sizes are desired, they have to be explicitly declared in the port instance definition. This is done to prevent user errors due to incorrect board-side queue sizes and convenience, since the most common application of polling ports are status ports.

Note, that forwarding and polling has no effect on the host-side API. Only the response times and memory behaviour of the driver may change.

## 3.2.3 I/O Threads

As stated in Section 3.1.2, the driver does support asynchronous writes and reads. The order of messages to the same port has to be maintained, while the order of messages to different ports can be changed. The processing of operations at ports is independent from other ports. In particular, a synchronous operation on a port should not influence an asynchronous operation on another port.

Consider the following example to understand why earlier, asynchronous operations should still be processed during a synchronous operation. A board specification contains an adder component with two in-going ports and an outgoing port. If a values are written at both ports, they will be consumed and a result will be returned at the out-going port. Consider further, that a value is currently stored at port A. The user now writes another value to port A asynchronously, followed by writing three values to port B synchronously. The value for port A cannot be written directly, since port A is still blocked with

a value. However, the first value for port B can be written, and both values are consumed. Now the second value for port B can be written, blocking the port for the third value. This third value cannot be written, until the second value is consumed, which requires another value at port A. If write operations to different ports are performed sequentially, the asynchronous write to port A will never reach this port, since the application is still blocked from the write to port B. Allowing asynchronous writes to be processed in parallel resolves this situation. The value for port A can be written in between the writes to port B or at any point afterwards.

Parallel, independent processing of operations can be realised by dedicated I/O threads, handling communication between host-side and board-side driver. These threads modify the client-side queues described above in Section 3.2.1.

The most intuitive solution to enable independent processing of requests on ports is the introduction of a single thread for each port. However, this results in a possibly large number of threads. Depending on the host platform, a smaller number of threads might be preferable. It is not required to parallelise all ports, but only continue reading and writing of values while the API is blocked by a synchronous operation. This can be achieved using a single, dedicated I/O thread, that handles all communication between host-side and board-side driver. Since reading from the medium involves longer periods of listening for messages, which would unnecessarily delay write operations, it is preferable to introduce separate threads for writing and reading. Consequently, three threads are running on the host: the application thread itself calling the API, and the two I/O threads handling communication between the host-side and board-side driver.

The threads have to be started with a special method startup() before using the API and should be shut down afterwards with another method shutdown().

## 3.2.4 Bitwidth Translation

As described in Section 3.1.2, ports allow arbitrary bitwidth. As the size of the AXI stream interface directly connected to the FPGAs processor is usually fixed, width translation has to occur somewhere in between. Performing this translation on-board consumes limited board resources. Doing the translation on the client however increases communication overhead, since padding bits have to be sent for non-32-bit-aligned values. Depending on the application, both solutions can make sense.

Generally, the translation is performed by splitting and padding of values. If the value is smaller than a multiple of the target bitwidth, it is padded with leading zeroes. The value is then split into fragments with the target bitwidth. Reassembly of the value always has to occur in hardware after the values have been sent over the FPGA processors AXI stream interface. To increase memory efficiency of the hardware queues, reassembly is performed before these queues.

Since bitwidth sizes are expected to mostly fit multiples of the processors interface (32-bit in the case of a virtex6 microblaze), we chose the approach of

host-side translation. In this case, the bitwidth is hidden from the I/O threads and the write and read states provide a view in 32-bit as well as a view in their actual bitwidth.

## 3.3 Protocol

This section covers the transmission protocol between client and server application.

The protocol is based on the assumptions made above about client and server, specifically the used buffers and client I/O threads allowing parallelism with sending and receiving messages. Furthermore, the underlying medium and protocol are expected to be reliable and order-preserving.

### 3.3.1 Control Flow

This section describes the state of the driver and summarises messages that are sent during each transition. To simplify the control flow graphs, the following variables and functions are introduced:

- v Values of some sort (e.g. an array of integers).
- a Memory addresses (e.g. an array of addresses).
- n The size of the board-side queue (statically known).
- i An unsigned (i.e. positive) integer number, smaller than n.
- size(q) The number of values currently held by queue q.
- empty(q) true, if size(q) == 0, false otherwise.
- full(q) true, if the queue is full, false otherwise.
- store(q,v) Stores the values v into queue q.
- take(q) Returns the first value of a queue q. Removes the value from the queue.
- drop(q,i) Drops the first i values of q.
- peek(q,i) Obtain the first i values of q. Returns a smaller number of values, if only less are available, i.e., size(q) < i.
- asgn(a,v) Assigns a value v to an address a.

Messages are exchanged between the application and the client-side driver, as well as between client-side and board-side driver. The following messages are the most important ones influencing the state of the driver:

- wrt(v) Request from the application to write values v to the port.
- read(a) Request from the application to read values to the addresses a.
- **notify** Notifies the application that all tasks queued up at a port have been processed.
- data(v) A data message containing values v for or from a port.
- ack(i) Acknowledges successful reception of i values.

• poll A request message for additional data.

The communication between host-side and board-side driver usually happens in the context of a port. Since messages sent to or from ports are independent from each other, each port maintains its own state and can perform transitions independent of the other ports. The following paragraphs describe the control flow of these ports. Note, that the host-side and board-side state of the same port directly interact with each other, i.e., exchange messages with each other.

The state of a bi-directional port is represented by the concatenation of the corresponding states for in-going and out-going ports. The overall state of the host-side, or board-side driver respectively, is constructed by concatenation of the individual states of all ports.

#### **In-going Ports**

On the host, the state of an in-going port is physically represented by two variables q and s. q denotes the task queue, while s stores the number of values in transit, i.e. those, that have been sent but not yet acknowledged. A more abstract view on the state of an in-going port is provided in Section 3.3.1. Each state represents a combination of these variables. Changes to these variables are not explicitly denoted in the diagram, but should be intuitive considering above method description.

If a write from the application occurs (typically triggered by the user performing a write operation), the write operation and its values are stored in the task queue. if the task queue is not empty, the writer will take a peek at the first n values and send them to the board-side driver, also setting the transit counter correctly. It then waits for an acknowledgement of these values. Acknowledged values get removed from the task queue. If all values got acknowledged, the writer continues with the next set. Otherwise, it waits for a board-side poll request. Once the task queue has been cleared, the application is notified, in case the last performed write operation was a blocking one.

Several loops have been left out in order to simplify the graph. Messages ack or poll in other states than specified in the graph will simply be ignored. Other application writes in any state will result in the values to be appended to q.

On the board, an in-going ports state The state of a port on the board is represented by the corresponding software queue  ${\tt q}$  and the corresponding hardware queue  ${\tt r}$ .

Since only a single thread can run on the FPGA, a scheduler determines which port can make a step. The default scheduler switches to a different port, once the current port cannot perform any more steps or has already performed a certain number of steps (i.e. a round robin like scheduler). It is possible for the user to define a scheduler better matching his application, if so desired.

An in-going port, as shown in Section 3.3.1, sends acknowledgements for received data packages and stores received values. If it has received values and




Figure 3.5: Host-side control flow graph of an in-going port

can write to the hardware queue at some point, it switches to consuming received messages. Messages are then shifted from the software queue to the hardware queue, until either the hardware queue is filled or the software queue is emptied. If the software queue was full before shifting the first message, a poll is sent in addition. After shifting all values possible, the port switches back to listening for more values.

#### **Out-going Ports**

The state of an out-going port on the host is represented by two queues q and r. q is the read task queue, which contains memory addresses, where values should be read to. r is the value queue, which stores values read from the medium but not requested from the application so far.

For forwarding ports (see Section 3.3.1), values are automatically pushed forward from the board and stored in the evalue queue. Similar, read requests from the application are stored in the task queue. While both are not empty, values are shifted from r into q. The application is notified, once all read requests have been served.




Figure 3.6: Board-side control flow graph of an in-going port

On the board, out-going ports are also represented by their software and hardware queues q and r. The board representation is comparably simple (Section 3.3.1), since no incoming messages have to be processed. Instead, values are simply shifted to the software queue as long as possible, i.e., until either the hardware queue is emptied or the software queue is filled. All collected values are then transmitted to the host-side driver.

#### **Polling Ports**

Polling ports mark a more complex out-going port, that does not automatically forward, but explicitly request values. Consequently, a poll message is introduced.

The change for a host-side port is negligible. A poll is sent to the board-side driver, whenever a read request is dispatched from the application. This also happens once initially, in order to fill the value queue (if it has a size  $\xi$  0).

The board-side graph gets slightly more complex, since it now also has to process incoming messages. The state of the port gets augmented with a *poll counter* s, storing the number of requested, yet unserviced values. Poll requests are simply added to the counter. If the poll counter is greater than zero, the port may start sending values. The port is only allowed to send as many messages as requested, but is also restricted by the software queue size n. Consequently, it can only send max(s,n) values per step.




Figure 3.7: Host-side control flow graph of a forwarding, out-going port

## 3.3.2 Message Encoding

This section covers the translation of the above messages into messages on the communication medium. Messages can be split into header and payload. The header describes the payload to follow, the payload contains a number of 32-bit values that are sent to or form a component.

The first 8 bit of the header are reserved for the *protocol version*, the message was encoded with. The only version currently available is version 1.

**Procotol Version 1** This version reserves the next 4 bit of the header for the *type* field, which determines which kind of message is represented. Depending on the type, the 4-bit *ID* field is used as identifier for either ports, gpio components or error types. Finally, the 16-bit field *size* marks either the size of the payload in 32-bit values, or, for messages with only small data content, is used directly to store the data without utilizing the payload field, i.e. a payload size of 0. This leads to messages, that generally look as depicted in Figure 3.10.

Values in this protocol version are expected to be properly aligned with 32-bit, meaning that, as described in Section 3.2.4, values are padded host-side to a multiple of 32-bit and then split into 32-bit blocks. Note, that due to the size being only a 16-bit field, only  $2^{16} - 1$  such values can be written or read with a single message. The API has no such restriction and host-side queues are not




Figure 3.8: Board-side control flow graph of a forwarding, out-going port




Figure 3.9: Board-side control flow graph of a polling, out-going port

bound by any size constraint either. This admittedly unlikely scenario has to be treated in the I/O thread, by splitting tasks accordingly.

The control flow graphs in Section 3.3.1 specify what types of messages are required. A short overview of the messages together with their type encoding and their fields is provided in Table 3.1. The following paragraphs provide a more detailed description of the message and their meaning.

Data Message A data message marks either a set of values for a specific component being sent from the host to the board or a set of values from a specific component being sent from the board to the host. As such, it requires an identifier for the target or source component as well as the size of the contained payload in words (i.e. 32-bit values). Values sent with a data message are expected to always be full 32-bit values.

The direction the data message is sent in, determines if it is addressed at an in-going or out-going port. Data messages from the host are directed at in-going ports, data messages from the board are directed at out-going ports. Consequently, 16 in-going and 16 out-going ports can be addressed using a 4-bit ID field.




Figure 3.10: Bitorder of the message on the medium

Message	Type	ID	Size	Payload
Data	1001	Port ID	Payload Size	Yes
GPIO	1110	GPIO ID	GPIO State	No
Ack	1111	Port ID	Ack Count	No
Poll	1010	Port ID	Poll Count	No
Reset	0000	Unused	Unused	No
Debug	0111	Severity	Payload Size	Yes

Table 3.1: Overview of messages in protocol version 1

**Acknowledgement** The acknowledgement confirms reception of a number of values by a specific component. For this purpose, no payload is required. Instead, the number of acknowledged values is encoded within the *size* field.

Data Request (Poll) A data request is used to inform the host, that additional values can now be received. This is necessary if the queue was full beforehand, i.e. a partial acknowledgement was (most likely) sent. This poll does require neither a payload nor a size, but only the identifier of the component, that can now receive values.

The data request is also used at polling ports. Here, it notifies the board, the the host requires values from the port. The size field is used to specify how many values are requested.

As with data messages, the direction of the poll message determines if an in-going or out-going port is addressed. However, the translation is inverse to the data message. A poll from the host is addressed at an out-going port, a poll from the board at an in-going port.

**GPIO Message** A GPIO message is a special type of data message, addressed to a GPIO component. GPIO components use their own address space, disjunct from the addresses used by "normal" components. They are not connected via AXI Stream interfaces but direct memory addresses, consequently they do not influence any port restrictions.

Furthermore, GPIO components do only store their current state and perform no calculation like VHDL components. The state is represented by an 8 bit value and is encoded directly in the size field instead of the payload. Storing

only the current state also means, that no queues exist for GPIO components and no acknowledgements are required. The new state is simply written into (or read from) memory

**Reset Message** This message is not specified in the protocol above. A reset message sent by the host-side driver resets the state of the board-side driver, clearing all queues and setting the reset flag for all components. The board-side driver acknowledges a successful reset by answering with a reset message. The target and size fields are unused by the reset message.

**Debug Message** This message also is not specified in the protocol. It marks a notification of some sort, sent by the board. This can be debug output of the driver running on the board, a warning message about skipped messages or an unhandled error, that occurred on the board. For these messages, the payload contains a string. The target bits are used to differentiate between the debug message type. The bit encoding is shown in Table 3.2. Values in between have been left unused for future use (e.g. finer grained warnings or info messages).

Severity	Encoding	
Info	0011	
Warning	1000	
Error	1101	

Table 3.2: Debug message encoding

While it is possible to provide debug output over the JTag cable, the FPGA is programmed with, this quickly slows down computation with larger debug outputs. Using the Ethernet connection also for debug output vastly accelerates such computations.

#### 3.3.3 Sequence charts

ignore this section in the current form and all sequence diagrams occurring within this document... It will be rewritten using a dedicated tool for sequence diagrams (also with updated sequence diagrams)

The following sequence charts describe typical interaction patterns and offer a different view than the control flow graphs in Section 3.3.1. They use the same methods and messages as declared earlier, but may introduce additional ones. The intended functionality of these methods should be obvious from the name and parameters.,

The host-side view on a write operation is depicted in Figure 3.11. An application writes values to a port. The port stores the written values to its local queue and notifies the I/O thread, that new values are available to be written. This notification may get ignored, if the I/O handler isn't waiting for a




Figure 3.11: An application writing values through the host-side driver api

notification, but is still busy processing. In this case, the values will be written, whenever the corresponding port is reached by the thread.

In case of a non-blocking write operation as in Figure 3.11, the write operation returns after this notification and the application an continue. In case of a blocking write operation, the port starts waiting for a notification after notifying the I/O handler. This notification will be sent after all values got acknowledged (compare to Figure 3.13).

The I/O handler iterates over all ports. There, it checks if the port is ready to send values. That implies, that values have to be available, there are no unacknowledged values in transit, and the port is not blocked. If this is the case, the I/O handler puts a data package on the medium. This process is depicted in Figure 3.12.

After sending a data message, the I/O handler continues its iteration. It also listens for incoming messages. One of these is the acknowledgement, which indicates board-side reception of sent data messages. Receiving an acknowledgement leads to update of the port queue (see Figure 3.13). If the port queue is empty afterwards, the port is notified of this. If a blocking write operation was stalled at the port, it can now return and the application can continue its computations.

Another message that can be received by the I/O handler is a poll for additional data, depicted in Figure 3.14. This request is answered with re-setting the polled ports transit counter, if the port is stalled. As a result, the data will




Figure 3.12: A host sending data over the medium

be sent from the polled port at the next iteration, or as soon as available. If the port was not stalled, the poll will be ignored. This implies, there is either data already in transit (i.e., will arrive after the poll was sent - which is exactly what the poll is supposed to achieve) or there is no data to send despite the port not being blocked (in which case data will be sent as soon as available even without the poll).

On the board, a single thread is running. This thread, similar to the host-side I/O thread, listens to incoming messages. Receiving a data message results in the message being stored at the software queue and values being acknowledged (cf. Figure 3.15). At a later point, values will be shifted from the software queue to the hardware queue without further involvement of the host.

A composition of these smaller building blocks is depicted by Figure 3.16. This example shows the complete effects of a non-blocking write initiated by the application. First of all, the non-blocking write is handled host-side resulting in the values being stored in the port queue. Once the I/O thread reaches this port, the values are sent over the medium. The board receives the values, stores them in the software queue and sends an acknowledgement. The acknowledgement is in turn received by the I/O handler again which updates the port queue updating the write task and removing it from the queue.




Figure 3.13: The host-side driver receiving an acknowledgement from the server

## 3.4 Current Driver Implementations

The current implementations include a C++ host-side driver and a board-side driver for the Virtex-6 ML605 board. These implementations are described in detail here, giving driver developers an idea, how an implementation of this architecture can look like.

## 3.4.1 C++ Host-Side Driver

The following sections will highlight selected, important aspects of the C++ implementation of the host-side driver. For a more detailed description of individual classes and methods, please refer to to the API specification generated by doxygen (remove the EXCLUDE\_SYMBOLS parameter in doxygen.cfg and re-run doxygen to get documentation for all classes) and code level documentation.

### Structure

The host side driver is structured roughly into three groups of files and classes, located in different folders. The folder api contains everything, the application




Figure 3.14: The host-side driver receiving a data request from the server

should have access to, i.e., components and ports. The folder *io* contains files handling communication between host-side driver and the medium. These files are not required directly by an application. The third group of files contains utility classes used by both io and api. These files are simply located in the root folder of the driver.

The api files used by the application have been described in some detail in Section 3.1 already. A detailed description of methods generated for writing and reading values can be found in the api specification of a generated driver. It is advisable, to provide these operations for single values and for groups of multiple values. How these values are grouped, depends on the language. The C++ implementation provides these operations for arrays (together with a size parameter) and std::vectors of values.

#### I/O Handler

The driver implements two separate threads for write and read operations, which has been presented as preferred solution in Section 3.2.3. The reading thread utilizes the select method defined in TCP, which waits for incoming messages without consuming CPU resources. The writing thread iterates over all ingoing ports and sleeps afterwards. A global writer lock ensures, that the writer




Figure 3.15: The board-side driver receiving a data package from the client

is indeed notified correctly if new data, an acknowledgement or a poll arrive.

#### Communication medium

The communication medium is part of the I/O handler of the driver and wraps lower-level communication (essentially transport layer and below) between host and board driver. The communication medium abstracts from the actually used technology and provides a homogeneous api for the I/O threads. Network interface specific initialisation is generated as well and is not required by the user (other than annotating configuration details in the board description).

Currently, three communication mediums are envisioned:

- Ethernet Lite, which is already implemented
- USB/UART, which is considered as second interface and
- PCI Express, which is not implemented in the initial driver generator.

**Ethernet Lite** Communication over Ethernet is based on the lightweight IP stack, originally developed by Adam Dunkels<sup>2</sup>.

It is possible to implement more efficient Ethernet communication using dedicated VHDL components instead of running the lwip stack on the general

 $<sup>^2\</sup>mathrm{The}$  lwip stack is documented with a wiki available at  $\mathtt{http://lwip.wikia.com/wiki/Lwip\_Wiki}$ 




Figure 3.16: Composed example of a non-blocking write using the building blocks defined before.

purpose CPU. Such a component could easily be integrated in form of a new Communication Interface. An example for a dedicated VHDL communication component together with a client API is described in [1, 2].

Describe implementation of general interface methods in Ethernet as well as challenges and problems this interface poses.

**USB/UART** While communication over USB/UART is rather slow, it provides a more simple method of communication than using Ethernet.

**PCI Express** According to [1], there exists a Xilinx wrapper for PCIE communication.

# 3.4.2 Virtex 6 ML 605 Board-Side Driver

The following sections will highlight selected, important aspects of the implementation of the Virtex-6 ML605 board-side driver. For a more detailed description of individual classes and methods, please refer to to the API specification generated by doxygen and code level documentation.

#### Structure

The board-side driver is structured similarly to the host-side driver. There are three groups of files, located in dedicated folders.

The first group, files handling communication over the medium - is located in the *medium* folder. The content of this folder varies, depending on the medium, the board should be attached to. Medium-specific setup and communication is handled here. A contained folder *protocol* includes files for protocol encoding and decoding (independent from the attached medium). An incoming messages is passed to the protocol decoder and subsequently delegated according to its header.

A second folder *components* contains files concerning hardware components of the board and communication with these components. This includes VHDL components attached with AXI stream interfaces as well as GPIO components or the interrupt controller of the board.

The third group of files contains utility functions and structures, used by both other groups. These files are located directly in the root folder. This includes software queues and the setup required for these.

The main method for the board-side driver thread is located in the main.c. It calls initialisation procedures of the medium and all components and starts the scheduling loop.

#### Scheduler

The default scheduling loop performs the following operations:

```
unsigned int pid;
unsigned int i;
while(1) {
  // receive a package from the interface
  // stores data packages in sw queue
  medium_read();
```

First, it checks for incoming messages and process their contents. Most of the time, this includes storing values in the in-going software queue and acknowledging them. More details about message handling can be found in Section 3.3.

```
// write data from sw queue to hw queue (if possible)
for(pid = 0; pid < IN_STREAM_COUNT; pid++) {
   for(i = 0; i < inQueue[pid]->cap; i++) {
      // go to next port if the sw queue is empty
      if(inQueue[pid]->size == 0) break;

      // try to write the first value, skip if the hw queue is full
      if(axi_write(peek(inQueue[pid]), pid)) break;

      // remove the read value from the queue
      take(inQueue[pid]);

      // if the queue was full beforehand, poll
```

```
if(inQueue[pid]->size == inQueue[pid]->cap-1) send_poll(pid);
}
```

The loop also shifts messages from in-going software queues to in-going hardware queues and vice versa from out-going hardware queues to the out-going software queue.

```
// read data from hw queue (if available) and cache in sw queue
// flush sw queue afterwards
for(pid = 0; pid < OUT.STREAM.COUNT; pid++) {
    for(i = 0; i < outQueueCap[pid] && ((!isPolling[pid]) ||
        pollCount[pid] > 0); i++) {
        // try to read, break, if it fails
        if(axi_read(&outQueue[outQueueSize], pid)) break;

        // otherwise increment size counter
        outQueueSize++;

        // decrement the poll counter, if the port was polling
        if(isPolling[pid]) pollCount[pid]--;
}

// flush sw queue
flush_queue(pid);
    outQueueSize = 0;
}
```

Finally, once the out-going queue is filled or no more values are available, it warps values into a message and write this message to the medium.

The loop can be overridden by the user, but is required to perform all these operations at some point for the driver to work correctly.

### **Bitwidth Translation**

As explained in Section 3.2 and Section 3.3, transmitted values are padded to a multiple of 32-bit for transmission and have to be re-translated at the board-side driver. Since AXI stream ports of the microblaze processor on the Virtex 6 (as well as the ARM) are fixed at 32-bit, this translation has to occur **after** the software part of the board-side driver. Consequently, a bit-translator component is put in-between the hardware queues on the board and the interface to the microblaze. This translator is omitted, if the values expected by the attached component are indeed 32-bit values.

#### **Port Count**

The microblaze on the Virtex 6 only allows 16 AXI master interfaces and 16 AXI slave interfaces. As a result, only 16 in- and out-going ports can be specified when generating a Virtex 6 board driver. Circumventing this restriction is possible by implementation of a multiplexer which delegates values to one of several components, but this is left to the user.




Figure 3.17: A sequence diagram for a non-blocking write. Note, that non-blocking only means, the host does not wait for the target **component** to receive the message, but still waits for the client host to receive the values.




Figure 3.18: A sequence diagram for a blocking write. Note, that only the application is blocked, not the  $\rm I/O$  handler, which may process non-blocking writes sent before the blocking write **after** the non-blocking write.




Figure 3.19: A polling scenario. The set ver scheduler reaches component a and registers free space in the queue (that was formerly full). He then polls values for component a. The poll triggers sending of data at the client, which is later received in a read phase of the server.

# Chapter 4

# Generator

This chapter is used to explain the code generator itself. This information is intended for future developers of the driver generator, **not** for mere users (you are welcome to read it anyway, if you're interested, but it will not provide you with additional usage information)

# 4.1 Used Libraries

This section gives a short overview over the used libraries and explains what for and why they are used. These libraries are included in the repository and build jar file and require no further user interaction. Still, as the generator code depends on them, they are introduced here for future developers.

# 4.1.1 JFlex & CUP

Flex is a scanner generator, CUP a parser generator. Both together with a few wrapping Java classes make up the frontend of the generator and are used to parse .bdl files into abstract syntax trees.

# 4.1.2 Katja

The driver generator uses the Katja tool, developed by the Software Technology Group of the University of Kaiserslautern. This tool generates several data types<sup>1</sup>. To be more specific, it provides the AST build up by the CUP parser as well as several models used by the generation backends described in detail in Section 4.3.

<sup>&</sup>lt;sup>1</sup>Since these data types will be described using their Katja specifications, it is strongly recommended to read through the Katja specification provided in form of three technical reports at https://softech.informatik.uni-kl.de/Homepage/Katja




Figure 4.1: A rough sketch of the translation process so far

# 4.2 Generation Process

The overall process of the driver generator is described by Figure 4.1. The source .bdl file describing the system board design is first translated into an internal representation of the board, i.e. an abstract syntax tree. This AST is used as input for the generator, which in turn outputs models of all source files. These models are translated into files by the respective unparsers.

Several backends exist to create different types of models. Host backends generate models for source code running on a host machine, board backends generate models for source code running on a board respectively. These backends implement a Visitor, which visits all components of the board, and manipulate the source model accordingly. Currently, the only available backends are the C++ host backend and the Virtex 6 ML 605 board backend.

# 4.3 Models

The driver generator defines several models, which are used to define input and output artefacts. All models are generated from Katja grammars. These grammars will be used in the following sections, to explain the models.

## 4.3.1 Board Model

The board model is the model underlying the board description language. It is generate from a .bdl file using a JFlex scanner and CUP parser. The board model is the only input available to the driver generator and is translated by backends into other models. If the used board description is not correct, the frontend will abort and provide the cause in an error message. The required properties for correctness are described in Section 2.2.

```
BDLFile (Imports imports, Options opts, Cores cores, GPIOs gpios,
Instances insts, Medium medium, Scheduler scheduler)

Position (String filename, Integer line)
```

The board model is comparably flat, containing most elements already on top level. Most of the components of the BDL model are augmented with a position, storing the occurring document and line within the document. This allows to provide not only the reason for an error when parsing and analysing .bdl files, but also the position of the errors within the file.

Imports reference another file by a string. These files are concatenated to a single, big file before processing. Caching of file names resolves circular imports. Note, that files do not necessarily have to be "complete" on their own but may miss several required parts and be only complete when regarding import in another file.

Options specify several parameters to configure either the drivers both board- and client-side. The queue options HWQUEUE and SWQUEUE specify the size of hardware- or software queues. The POLL parameter marks a polling port. An integer parameter can be used to specify the size of a client-side queue for caching of a few values. See Section 3.2.1 for an introduction to the different queue types. BITWIDTH specifies the width of a port, DEBUG enables debug mode for the generated driver.

The queue and debug options are available on top level, others can be used later on in the document.

```
| AXI(String name, Position pos, Direction direction, Options opts)

Direction = IN() | OUT() | DUAL()
```

A core is identified by a name and version String. It marks a template for components on the board and therefore has to specify its VHDL sources and its port interface. The interface is already described in the VHDL sources and could also be deduced in a later driver generator version by parsing these sources instead of only copying them.

A port is either a clock port, a reset port, or an AXI stream port. The first two declare how the respective ports in the VHDL sources are named and provide additional parameters for these ports. Both clock and reset port are used by the board-side driver for control flow and never visible from the host-side API. AXI stream ports use the name as identifier. Such a port has a direction, which is either in-going, out-going or both. Note, that bi-directional ports are not supported by the AXI-Stream interface this driver is designed for, and are just in the frontend for completeness. However, no backend currently supports those ports. Ports can be configured further with options, though currently the only meaningful option in context of a port is the bitwidth option. Queue options might make sense here as a more general declaration compared to instance bindings but more specific than the global ones. All bindings to this port get the size automatically... Same applies to poll (i.e., might be useful to flag the port HERE as polling resulting in ALL port instances to be polling).

The Instance marks the instantiation of a core as component on the board. It also has a name and position, and references the core by string and version id. Existence of the core is checked in the frontend. BINDINGS are used to connect ports of instantiated cores to each other. The normal AXIS is used to connect instances of user-defined cores. The axis identifier marks the name of a direct connection between two AXI stream ports. An axis identifier may occur at most once, though it is allowed to leave a connection open or not connect the port at all (however, this will result in a warning from the frontend). The bitwidths of ports connected this way are required to be identical. A CPUAxis marks the connection of a port directly to the processor on the board. If an axis is connected that way, it can be written to or read from by the driver and methods are generated in the host-side API. Additional options can be used for cpu connections. This includes the queue options as well as the poll switch. These values are preferred as queue size for the connection, if specified.

Otherwise, more global values are used. Also, bitwidth translation for a cpu connected port is performed automatically.

Note, that for both bindings, the referenced port has to exist. If it doesn't, the frontend will stop and return an error.

```
GPIOs * GPIO
GPIO (String name, Direction direction, Position pos, Code callback)

Scheduler (Position pos, Code code)

Code = DEFAULT() | USER_DEFINED(Strings content)
```

GPIO declarations specify, if a certain GPIO device is available on the board design. They are somewhat similar to instances, but do not require a core declaration (this is provided by the board design company) and can only be instantiated once. They also have a direction specifier. Per default, out-going GPIO components can be written to from the host-side API, while the state of an in-going GPIO is transmitted to the host, whenever it changes. It is however possible, to override the behaviour in case of a state change by supplying the GPIO declaration with user-defined callback code.

Similar to the callback method, the default scheduler behaviour can be overriden.

```
Medium = NONE()
         ETHERNET (Position pos, MOptions opts)
         UART
                  (Position pos, MOptions opts)
        PCIE
                  (Position pos, MOptions opts)
MOptions * MOption
MOption = MAC
                  (Position pos, String val)
                  (Position pos, String val)
          IΡ
          MASK
                  (Position pos, String val)
          GATE
                  (Position pos, String val)
          PORTID (Position pos, Integer val)
```

The Medium describes how the board-side and host-side drivers are connected to each other. This can be done via Ethernet, UART or PCIE. Medium options specify several medium-specific properties. Note, that it is required to specify a medium (i.e., leaving the medium unspecified will result in an error) and there are no default values for a concrete medium, i.e. corresponding medium options are required as well.

# 4.3.2 C/C++ Model

The C/C++ model provides data types representing a C/C++ program. Note, that the model is neither complete nor always valid, i.e. not all C programs can be described using this model and it is possible to specify a model not translating into valid C. Still, the model simplifies the process of code generation. The model is used for generating C as well as C++ code. C model files are generated by the C++ host backend as well as the ISE project backend.

First of all, files can be documented using an MDocumentation element. If the documentation is not empty, a Ofile tag is attached to indicate this as a file documentation for doxygen. A file has a name and consists of several definitions, structures, enums, attributes and methods. Files also can contain several classes. These classes again have a name and can contain all these components including other classes. In addition, classes can contain modifiers and inherit components from other classes. Classes also can be documented. The allowed modifiers are private, public, constant, static, and inline. Note, that not all of these modifiers are class modifiers, and several combinations of modifiers are invalid (e.g. private and public). The model relies on the developer to choose modifiers according to the modified program part.

Definitions, structs and enums mark rather trivial tuple productions. A definition simply assigns a name to a value. Enums list a number of possible values. All three can be documented.

```
MAttribute ( MDocumentation doc, MModifiers modifiers, MAnyType type, String name, MCodeFragment initial )
MCodeFragment ( String part, MIncludes needed )
```

Attributes are similar to definitions, but are typed and may also be left unassigned, using an empty code fragment. The MIncludes is required if the type of the attribute is not defined within this c file itself. They also can be documented.

```
MMethod ( MDocumentation doc , MModifiers modifiers , MReturnType returnType , String name , MParameter parameter , MCode body )

MReturnType = MAnyType | MVoid() | MNone()

MParameter ( MParamType refType , MAnyType type , String name )

MParamType = VALUE() | REFERENCE() | CONSTREF()

MCode ( Strings lines , MIncludes needed )
```

Methods have a return type and a list of parameters. The method body is also more complex than a simple code fragment and can consist of several lines,

which are not checked any further in this model. The return type can be any C type as well as void. For constructors in C++, the return type MNone is used. Parameters also have a type and name. Furthermore, the mode of parameter passing has to be specified.

```
MAnyType = MType ( String name )
| MArrayType ( MAnyType type , Integer length )
| MPointerType ( MAnyType type )
| MConstPointerType ( MAnyType type )
```

The type system of the model supports arrays as well as (const) pointers. The basic type is the MType, which consists only of a string that has to reference an existing C type, e.g. int, struct student or enum day. This type can then be extended using pointer or array types. So MArrayType(MType("int"), 5) would mark an integer array of length 5. Note, that these types are nested semantically rather than syntactically. Consequently, a pointer type of a const pointer type of type integer will be translated into int \*const\* a.

For generation of the API, Javadoc style documentation has to be added to the model. An MDocumentation element contains documentation for the following block as well as possibly several tags. Tags can be parameter or return value descriptions of a method/procedure, descriptions for exception behaviour, deprecation descriptions or references to other elements of the code. The JAVADOC\_AUTOBRIEF option is set in the generated doxygen config files, resulting in the first sentence (concluded by a dot and following space or newline) will be used as short description for the documented program part. Since neither the driver generator nor doxygen perform sanity checks, we rely on the user to only introduce meaningful tags for a documentation element. Note further, that the order of tags influences the order of elements in the generated API description.

#### Unparser

Different unparsers are used, to translate the C/C++ model in actual code. For each instance of the model, a header file and a corresponding source file, either C or C++, has to be generated. These unparsers are called depending on the particular instance of the model. Files intended to be loaded to the board have to be plain C, files intended for the client side can also be C++ files. The unparsing itself is realized using the visitor pattern. Each visit method appends code to a string buffer depending on the visited element.

**Header Unparser** The header unparser is used for both, unparsing C as well as C++ code. Consequently, it doesn't filter any constructs, but accepts everything specifiable with the model.

This unparser generates only signatures for all methods and only the declarations of attributes and enums. However, the header file will contain all includes referenced within the model.

Plain C Unparser Since plain C doesn't have any concept of classes, using a model with classes in this unparser will result in exceptions. Otherwise, all components and combinations are accepted. Source files will automatically include their corresponding header file. Furthermore, all includes flagged as private are unparsed.

C++ Unparser For the C++ unparser, like with the header unparser, all components and more combinations are allowed. Still, some combinations of elements are forbidden (e.g. combination of different visibility modifiers in for the same procedure). Includes are handled identical to the C Unparser.

#### 4.3.3 MHS Model

The MHS model encapsulates several project files required by the Xilinx ISE workflow, namely .mpd files describing ip cores, the .mhs file describing the overall board design and the .mss file describing the contents of a board support package in Xilinx SDK. The model is comparably simple and, similar to the C model, does not guarantee correctness of files created using the model. However, the model is sufficient for the purpose of this driver generator.

```
MHSFile (Attributes attributes, Blocks blocks)
Block (String name, Attributes attributes)
Attributes * Attribute
Blocks * Block
```

An .mhs file consists of a list of attributes and blocks. A block in turn has a name and contains attributes of the block.

```
Attribute ( Type type, Assignments assign )
Type = OPTION( ) | BUS_IF( ) | PARAMETER( ) | PORT( )
Assignments * Assignment
```

An attribute consists of a attribute type and a list of assignments. Available types are options, bus interfaces, parameters and ports.

```
Assignment ( String name, Expression exp )
Expression = Value | AndExp
AndExp * Value
```

An assignment assigns an expression to a name. Such an expression is either directly a value, or a list of values concatenated using &.

```
Value = Ident ( String val )

| STR ( String val )

| MemAddr ( String val )

| Number ( Integer Val )

| Range ( Integer u, Integer l )
```

A value can be one of the above types. Idents are used to reference other elements of the file. Strings are put in quotation marks. A range usually describe a bit vector. The is no real programmatic difference between idents, memory addresses, and numbers. These types are only used to make model generation more clear. Strings and ranges result in different behaviour of the unparser.

# 4.4 Extensions

So far, the driver generator can only generate C++ host APIs and only works with a virtex 6 board. To support more languages on the host side or different boards, extensions are necessary. The driver generator is designed with such extensibility in mind. Steps necessary for generation of a specific driver (be it host or board side) are wrapped inside a backend. These backends usually incorporate translation of the board model into some output model and unparsing of said output model. An example for such a backend ist the C++ host backend. This section describes the steps necessary to extend the driver generator with additional backends and introduces some utility classes that can make this task easier.

There are three kinds of backends in the driver generator: host backends, board backends and workflow backends. Host backends, like the C++ host backend, generates a host-side driver, which only depends on the interface of the board, but not the architecture. Additional host backends can provide a different user API, which can also be written in another language. Workflow backends are responsible for generation of the .bit file, with which the FPGA is programmed. An example is the ISE 14.1 workflow backend. This backend uses the Xilinx ISE workflow to create the .bit file. In order to use other workflows, additional backends have to be defined. The third group of backends, i.e. board backends, support the workflow backends in their generation process by providing board-specific information required by the chosen workflow. A board backend may provide information for multiple, compatible workflows. For example, a .bit file for the ZedBoard can be generated using an ISE workflow as well as a Vivado workflow. Consequently, the ZedBoard backend should provide information for both workflows. To support additional boards, new board backends providing this board-specific information and files have to be created.

## 4.4.1 Adding Host Drivers

To add a host backend to the generator, the backend class is required to implement the respective interface (de.hopp.generator.host.HostBackend). The

interface declares all methods necessary for project generation and clean integration of the backend. The recommended way to do this is extending the AbstractHostBackend, which describes a backend without parameters. If additional parameters are required, the provided methods can be overridden.

The getName() method simply should return the name of the backend. This name will be used as identifier for backend selection in the command line interface of the generator. printUsage is used for printing cli parameters which are used to configure the backend. parseParameters is called by the generator during parameter parsing and can take away parameters from the list. Remaining parameters have to be stored in the configuration before returning it. This is done in the abstract client backend. Finally, generate transforms the model and generates files. It is recommended, to split transformation and generation into separate classes.

```
public class Java extends AbstractHostBackend {
  public String getName() {
    return "java";
  }
  public void generate(...) {
    ...
  }
}
```

The above code fragment describes a possible Java client backend. For actual implementation of model translation and file generation, refer to the code of the provided backends.

After defining the backend, it has to be added to the list of backends known to the generator. This is done by adding an instance of the backend to the client backend enum (de.hopp.generator.frontend.Host).

```
public enum Host {
    CPP(new CPP()),
    Java(new Java());

// the rest of the file remains unchanged
    ...
}
```

The above code adds the defined Java backend to the enum.

# 4.4.2 Adding Workflows and Boards

Introduction of a new board backend is different from introduction of host or workflow backends. While there exists a generic interface for board backends, this should not directly be implemented by board backends. Rather, the a workflow should provide a board interface specifically designed to provide information required by the workflow. A concrete board backend can then implement interface of all workflows that are supported. These board interfaces are also used to evaluate compatibility of the selected board and workflow. Integration in a board enum is equivalent to host backends.




Figure 4.2: Backend Architecture of the Driver Generator

Addition of workflow backends is nearly identical to host backends. Naturally, the enum an interface to subtype differ. Furthermore, as described above, a specialised board interface should be introduced for each new workflow, that provides all information required for the workflow.

Figure 4.2 shows the integration of the Virtex6 board and the ISE 14.1 workflow in this structure. The introduction of a new workflow like the ISE 14 requires introduction of a new corresponding board interface, providing all information required by the workflow. Since ISE workflows do not differ too much in minor versions, a stronger distinction between these is not required. Otherwise, an individual interface for the workflow would be required, i.e. an ISE 14.1 board interface. The Virtex6 board backend can now implement the provided board interface indicating support of this workflow. A similar pattern is applied to GPIO components. An ise gpio component interface is provided by the workflow, which is in turn implemented by the Virtex6 components.

All provided interfaces and enums and are summed up in Table 4.1.

# 4.4.3 Utility Classes

There are several utility classes which supply basic methods for file generation and model translation.

The class de.hopp.generator.utils.BoardUtils contains utility methods for model analysis. This contains getters for referenced elements (e.g. getting

Backend	Type	Class
Host	Interface	de.hopp.generator.backends.host.HostBackend
	Enum	de.hopp.generator.frontend.Host
Workflow	Interface	de.hopp.generator.backends.workflow.WorkflowIF
	Enum	de.hopp.generator.frontend.Workflow
Board	Interface	de.hopp.generator.backends.board.BoardIF
	Enum	de.hopp.generator.frontend.Board
ISE Board	Interface	de.hopp.generator.workflow.ise.ISEBoard
Vivado Board	Interface	de.hopp.generator.workflow.vivado.VivadoBoard

Table 4.1: Overview of Classes and Enums required for Backend Extension

the port referenced by a binding) or specific attributes, that are not necessarily declared at the component (e.g. the size of the queue of a binding).

Methods for printing of several model file types, i.e. C/C++ and MHS models, are provided in the utility class de.hopp.generator.backends.BackendUtils. These methods make use of the unparsers described in 4.3.2.

# Bibliography

- [1] Alachiotis, N., Berger, S.A., Stamatakis, A.: Efficient PC-FPGA Communication over Gigabit Ethernet. In: Proceedings of the 2010 10th IEEE International Conference on Computer and Information Technology. pp. 1727–1734. CIT '10, IEEE Computer Society, Washington, DC, USA (2010), http://dx.doi.org/10.1109/CIT.2010.302
- [2] Alachiotis, N., Berger, S.A., Stamatakis, A.: A Versatile UDP/IP based PC-FPGA Communication Platform. In: ReConFig 2012 (2012)
- [3] Lofgren, A., Lodesten, L., Sjoholm, S., Hansson, H.: An analysis of fpga-based udp/ip stack parallelism for embedded ethernet connectivity. In: NORCHIP Conference, 2005. 23rd. pp. 94 97 (nov 2005)