GitHub - WJinyang/FPGA-implementation-of-SBL: Zynq/FPGA implementation of sparse Bayesian learning algorithm

WJinyang / FPGA-implementation-of-SBL Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Zynq/FPGA implementation of sparse Bayesian learning algorithm

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 19 Commits
compared paper		compared paper
conditionA		conditionA
conditionB		conditionB
README.md		README.md

Repository files navigation

code of paper "High-Throughput MPSoC Implementation of Sparse Bayesian Learning Algorithm"

About

Zynq/FPGA implementation of sparse Bayesian learning algorithm

Report repository

Releases

No releases published

Packages

No packages published

Languages