Data Sheet: Technical Data






## Kinetis K66 Sub-Family

180 MHz ARM® Cortex®-M4F Microcontroller.

The K66 sub-family members provide greater performance, memory options up to 2 MB total flash and 256 KB of SRAM, as well as higher peripheral integration with features such as Dual USB and a 10/100 Mbit/s Ethernet MAC. These devices maintain hardware and software compatibility with the existing Kinetis family. This product also offers:

- Integration of a High Speed USB Physical Transceiver
- Greater performance flexibility with a High Speed Run mode
- Smarter peripherals with operation in Stop modes

MK66FN2M0VMD18 MK66FX1M0VMD18 MK66FN2M0VLQ18 MK66FX1M0VLQ18



#### Performance

 Up to 180 MHz ARM Cortex-M4 based core with DSP instructions and Single Precision Floating Point unit

#### **System and Clocks**

- Multiple low-power modes to provide power optimization based on application requirements
- Memory protection unit with multi-master protection
- 3 to 32 MHz main crystal oscillator
- 32 kHz low power crystal oscillator
- 48 MHz internal reference

#### Security

- Hardware random-number generator
- Supports DES, AES, SHA accelerator (CAU)
- · Multiple levels of embedded flash security

#### Timers

- · Four Periodic interrupt timers
- 16-bit low-power timer
- Two 16-bit low-power timer PWM modules
- Two 8-channel motor control/general purpose/PWM timers
- Two 2-ch quad decoder/general purpose timers
- Real-time clock

#### **Human-machine interface**

- Low-power hardware touch sensor interface (TSI)
- · General-purpose input/output

#### Memories and memory expansion

- Up to 2 MB program flash memory on non-FlexMemory devices with 256 KB RAM
- Up to 1 MB program flash memory and 256 KB of FlexNVM on FlexMemory devices
- 4 KB FlexRAM on FlexMemory devices
- FlexBus external bus interface and SDRAM controller

#### **Analog modules**

- Two 16-bit SAR ADCs and two 12-bit DAC
- Four analog comparators (CMP) containing a 6-bit DAC and programmable reference input
- Voltage reference 1.2V

#### **Communication interfaces**

- Ethernet controller with MII and RMII interface to external PHY and hardware IEEE 1588 capability
- USB high-/full-/low-speed On-the-Go with on-chip high speed transceiver
- USB full-/low-speed OTG with on-chip transceiver
- Two CAN, three SPI and four I2C modules
- Low Power Universal Asynchronous Receiver/ Transmitter 0 (LPUART0) and five standard UARTs
- Secure Digital Host Controller (SDHC)
- I2S module

#### **Operating Characteristics**

- Voltage/Flash write voltage range:1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C



#### **Ordering Information 1**

Part Number	Mer	Maximum number of I\O's	
	Flash	SRAM	
MK66FN2M0VMD18	2 MB	256 KB	100
MK66FX1M0VMD18	1.25 MB	256 KB	100
MK66FN2M0VLQ18	2 MB	256 KB	100
MK66FX1M0VLQ18	1.25 MB	256 KB	100

1. To confirm current availability of orderable part numbers, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a part number search.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	K66P144M180SF5RMV2 <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	This document.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	Kinetis_K_0N65N <sup>1</sup>
Package drawing	Package dimensions are provided in package drawings.	<ul> <li>MAPBGA 144-pin:</li> <li>98ASA00222D<sup>1</sup></li> <li>LQFP 144-pin:</li> <li>98ASS23177W<sup>1</sup></li> </ul>

1. To find the associated resource, go to http://www.nxp.com and perform a search using this term.

#### **Kinetis K66 Sub-Family**




Figure 1. K66 Block Diagram

# **Table of Contents**

1	Rati	ngs		. 5
	1.1	Thermal	handling ratings	. 5
	1.2	Moisture	handling ratings	5
	1.3	ESD har	ndling ratings	.5
	1.4	Voltage	and current operating ratings	5
2	Ger	eral		6
	2.1	AC elect	trical characteristics	.6
	2.2	Nonswite	ching electrical specifications	.7
		2.2.1	Voltage and current operating requirements	.7
		2.2.2	LVD and POR operating requirements	8
		2.2.3	Voltage and current operating behaviors	9
		2.2.4	Power mode transition operating behaviors	. 10
		2.2.5	Power consumption operating behaviors	. 12
		2.2.6	EMC radiated emissions operating behaviors	.16
		2.2.7	Designing with radiated emissions in mind	. 17
		2.2.8	Capacitance attributes	17
	2.3	Switchin	g specifications	.17
		2.3.1	Device clock specifications	
		2.3.2	General switching specifications	
	2.4	Thermal	specifications	
		2.4.1	Thermal operating requirements	. 19
		2.4.2	Thermal attributes	
3	Peri	pheral op	perating requirements and behaviors	.21
	3.1	Core mo	odules	
		3.1.1	Debug trace timing specifications	
		3.1.2	JTAG electricals	.21
	3.2	System	modules	. 24
	3.3	Clock m	odules	
		3.3.1	MCG specifications	24
		3.3.2	IRC48M specifications	
		3.3.3	Oscillator electrical specifications	28
		3.3.4	32 kHz oscillator electrical characteristics	.31
	3.4	Memorie	es and memory interfaces	
		3.4.1	Flash (FTFE) electrical specifications	
		3.4.2	EzPort switching specifications	
		3.4.3	Flexbus switching specifications	
		3.4.4	SDRAM controller specifications	
			and integrity modules	
	3.6			
		3.6.1	ADC electrical specifications	
		3.6.2	CMP and 6-bit DAC electrical specifications	
		3.6.3	12-bit DAC electrical characteristics	
		361	Voltage reference electrical enecifications	53

	3.7	Timers		.54
	3.8	Commun	nication interfaces	54
		3.8.1	Ethernet switching specifications	55
		3.8.2	USB Voltage Regulator Electrical	
			Specifications	.58
		3.8.3	USB Full Speed Transceiver and High Speed	
			PHY specifications	59
		3.8.4	USB DCD electrical specifications	60
		3.8.5	CAN switching specifications	60
		3.8.6	DSPI switching specifications (limited voltage	
			range)	.60
		3.8.7	DSPI switching specifications (full voltage	
			range)	.62
		3.8.8	Inter-Integrated Circuit Interface (I2C) timing	.64
		3.8.9	UART switching specifications	65
		3.8.10	Low Power UART switching specifications	65
		3.8.11	SDHC specifications	66
		3.8.12	I2S switching specifications	67
	3.9	Human-ı	machine interfaces (HMI)	
		3.9.1	TSI electrical specifications	.73
4	Dim			
	4.1	Obtainin	g package dimensions	73
5	Pino	out		.74
	5.1	K66 Sigr	nal Multiplexing and Pin Assignments	.74
	5.2	Recomm	nended connection for unused analog and	
		digital pi	ns	.81
			outs	
6	Ord	ering part	ts	84
	6.1		ning valid orderable parts	
7	Part	identifica	ation	.85
	7.1	Descript	ion	.85
	7.2	Format		85
	7.3	Fields		85
	7.4			
8	Terr	minology	and guidelines	86
	8.1		ns	
			9S	
	8.3	Typical-	value conditions	87
	8.4	Relation	ship between ratings and operating	
			nents	
			es for ratings and operating requirements	
9	Rev	ision Hist	ory	89

## 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

## 1.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	300	mA
V <sub>DIO</sub>	Digital <sup>1</sup> input voltage,including RESET_b	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>AIO</sub>	Analog <sup>1</sup> input voltage, including EXTAL32 and XTAL32	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (digital output pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB0_DP</sub>	USB0_DP input voltage	-0.3	3.63	V
V <sub>USB1_DP</sub>	USB1_DP input voltage	-0.3	3.63	V
V <sub>USB0_DM</sub>	USB0_DM input voltage	-0.3	3.63	V
V <sub>USB1_DM</sub>	USB1_DM input voltage	-0.3	3.63	V
V <sub>USB1_VBUS</sub>	USB1_VBUS detect voltage	-0.3	6.0	V
VREG_IN0, VREG_IN1	USB regulator input	-0.3	6.0	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

<sup>1.</sup> Digital pins have a general purpose I/O port assigned (e.g. PTA0). Analog pins do not have an associated general purpose I/O port.

#### 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics assume:

1. output pins

- have C<sub>L</sub>=30pF loads,
- are slew rate disabled, and
- are normal drive strength

#### 2. input pins

• have their passive filter disabled (PORTx\_PCRn[PFE]=0)

## 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	_	V	
I <sub>ICDIO</sub>	Digital <sup>1</sup> input pin negative DC injection current (except RTC_WAKEUP pins) — single pin	-5	_	mA	2
	• V <sub>IN</sub> < V <sub>SS</sub> -0.3V				
I <sub>ICAIO</sub>	Analog <sup>1</sup> input pin DC injection current — single pin				2
	V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)	-5	_	mA	
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pin				
	Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Pseudo Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	3
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

- 1. Digital pins have a general purpose I/O port assigned (e.g. PTA0). Analog pins do not have an associated general purpose I/O port.
- 2. All digital and analog I/O pins are internally clamped to V<sub>SS</sub> through an ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> is less than VSS-0.3V, a current limiting resistor is required. The minimum negative DC injection current limiting resistor value is calculated as R=(-0.3-V<sub>IN</sub>)/II<sub>ICDIO</sub>I or R=(-0.3-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The actual resistor should be an order of magnitude higher to tolerate transient voltages.
- 3. Open drain outputs must be pulled to VDD.

#### 2.2.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{POR}$	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
$V_{LVW4H}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
$V_{LVW3L}$	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising threshold is the sum of falling threshold and hysteresis voltage

#### Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

## 2.2.3 Voltage and current operating behaviors

## Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — normal drive pad					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -10 \text{mA}$	V <sub>DD</sub> – 0.5	_	_	V	
	• 1.71 V ≤V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -5mA	V <sub>DD</sub> – 0.5	_	_	V	
	Output high voltage — High drive pad					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{mA}$	V <sub>DD</sub> – 0.5	_	_	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -10 \text{mA}$	V <sub>DD</sub> – 0.5	_	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
V <sub>OH_RTC_WAKEUP</sub>	Output high voltage— normal drive pad	V <sub>BAT</sub> – 0.5	_		V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>BAT</sub> – 0.5	_		V	
	• 1.71 V ≤ V <sub>BAT</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA	, PMI				
I <sub>OH_RTC_WAKEUP</sub>	Output high current total for RTC_WAKEUP pins	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — normal drive pad	_	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 5 mA					
	Output low voltage — high drive pad	_	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 10 mA					
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
V <sub>OL_RTC_WAKEUP</sub>	Output low voltage— normal drive pad	_		0.5	V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_		0.5	V	
	• 1.71 V $\leq$ V <sub>BAT</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 2.5mA					
I <sub>OL_RTC_WAKEUP</sub>	Output low current total for RTC_WAKEUPpins	_	_	100	mA	
I <sub>IN</sub>	Input leakage current, analog and digital pins $\bullet \ \ V_{SS} \leq V_{IN} \leq V_{DD}$	_	0.002	0.5	μА	1
I <sub>OZ_RTC_WAKEUP</sub>	Hi-Z (off-state) leakage current (per RTC_WAKEUP pin)	_	_	0.25	μΑ	
R <sub>PU</sub>	Internal pullup resistors	20	_	50	kΩ	2
R <sub>PD</sub>	Internal pulldown resistors	20	_	50	kΩ	3

<sup>1.</sup> Measured at VDD=3.6V

<sup>2.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

3. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{DD}$  in a voltage =  $V_{DD}$ 

#### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx  $\rightarrow$  RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100MHz
- Bus clock = 50MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode=FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	
	VLLS0 -> RUN	_	172	μs	
	• VLLS1 -> RUN	_	172	μs	
	• VLLS2 -> RUN	_	94	μs	
	• VLLS3 -> RUN	_	94	μs	
	• LLS2 -> RUN	_	5.8	μs	
	• LLS3 -> RUN	_	5.8	μs	
	• VLPS -> RUN	_	5.4	μs	
	• STOP -> RUN	_	5.4	μs	

Table 6. Low power mode peripheral adders — typical value

Symbol	Description		ı	Tempera	ature (°C	)		Unit
		-40	25	50	70	85	105	
I I I I I I I I I I I I I I I I I I I	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μА

Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempera	ature (°C	;)		Unit
		-40	25	50	70	85	105	
I <sub>IREFSTEN32KH</sub>	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μА
I <sub>EREFSTEN4MH</sub> z	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
I <sub>EREFSTEN32K</sub> Hz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.							nA
	VLLS1	440	490	540	560	570	580	
	VLLS3	440	490	540	560	570	580	
	LLS2	490	490	540	560	570	680	
	LLS3	490	490	540	560	570	680	
	VLPS	510	560	560	560	610	680	
	STOP	510	560	560	560	610	680	
I <sub>48MIRC</sub>	48MHz IRC	511	520	545	556	563	576	μΑ
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
I <sub>RTC</sub>	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	nA
luart	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							μА
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	
	OSCERCLK (4 MHz external crystal)	214	234	246	254	260	268	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μА
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μА

## 2.2.5 Power consumption operating behaviors

#### **NOTE**

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma)

Table 7. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	_	32.3	71.03	mA	
	• @ 3.0V	_	32.4	71.81	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	50.5	89.58	mA	
	• @ 3.0V					
	• @ 25°C	_	50.6	55.95	mA	
	• @ 105°C	_	69.7	99.85	mA	
I <sub>DD_RUNC</sub>	Run mode current in compute operation - 120 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash	_	28.5	67.74	mA	5
	• at 3.0 V					
I <sub>DD_HSRUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					6
	• @ 1.8V	_	47.2	91.25	mA	
	• @ 3.0V	_	47.3	91.62	mA	
I <sub>DD_HSRUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					7, 4
	• @ 1.8V	_	71.4	103.58	mA	
	• @ 3.0V		71.5	79.13	mA	
	• @ 25°C	_	93.3	115.08	mA	
	• @ 105°C	_	55.5	110.00	111/1	
I <sub>DD_HSRUN</sub> CO	HSRun mode current in compute operation – 168 MHz core/ 28 MHz flash / bus clock disabled, code of while(1) loop executing from flash at 3.0V	_	42.9	91.97	mA	5
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	16.9	45.2	mA	8

Table 7. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks enabled	_	35	62.81	mA	8
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	1.1	9.56	mA	9
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	2	9.88	mA	10
I <sub>DD_VLPRC</sub> O	Very-low-power run mode current in compute operation - 4 MHz core / 1 MHz flash / bus clock disabled, LPTMR running with 4 MHz internal reference clock  • at 3.0 V	_	986	9.47	μA	11
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.690	9.25	mA	12
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks enabled	_	1.5	10.00	mA	
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.791	2.39	mA	
	• @ 70°C	_	3.8	6.91	mA	
	• @ 105°C	_	13.2	18.91	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V				_	
	• @ -40 to 25°C	_	202	353.77	μA	
	• @ 70°C	_	1400	2464.54	μA	
	• @ 105°C	_	5100	8949.06	μΑ	
I <sub>DD_LLS3</sub>	Low leakage stop mode current at 3.0 V					
	• @ -40 to 25°C	_	9.0	16.5	μA	
	• @ 70°C	_	76.3	88.63	μA	
	• @ 105°C	_	402	656.08	μA	
I <sub>DD_LLS2</sub>	Low leakage stop mode current at 3.0 V  • @ -40 to 25°C	_	5.7	9.7	μА	
	• @ 70°C		41.3	55.80	μΑ	
	• @ 105°C	_	229	276.81		
laa vii vaa	Very low-leakage stop mode 3 current at 3.0 V		229	270.01	μΑ	
I <sub>DD_VLLS3</sub>	• @ -40 to 25°C		5.5	7.31	μA	
	• @ 70°C	_	46.3	58.33	μΑ	
	• @ 105°C	_	249	380.77	μΑ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V		273	550.77	μΛ	
טטי_VLLS2	• @ -40 to 25°C	_	2.7	3.24	μA	
	• @ 70°C	_	13.1	18.72	μΑ	
		_ <del>_</del>		84.77	·	
	• @ 105°C	_	76.6	04.//	μA	

Table 7. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	0.847	1.48	μΑ	
	• @ 70°C	_	6.5	11.31	μΑ	
	• @ 105°C	_	46.7	81.78	μΑ	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	• @ -40 to 25°C	_	0.551	.65	μA	
	• @ 70°C	_	6.3	7.12	μA	
	• @ 105°C	_	49.6	53.68	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• @ -40 to 25°C	_	0.254	0.445	μΑ	
	• @ 70°C	_	6.3	10.99	μΑ	
	• @ 105°C	_	48.7	85.27	μΑ	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C	_	0.19	0.22	μΑ	
	• @ 70°C	_	0.49	0.64	μΑ	
	• @ 105°C	_	2.2	3.2	μΑ	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					13
	• @ 1.8V					
	• @ -40 to 25°C	_	0.68	0.8	μA	
	• @ 70°C	_	1.2	1.56	μA	
	• @ 105°C • @ 3.0V	_	3.6	5.3	μA	
	• @ –40 to 25°C	_	0.81	0.96		
	• @ 70°C	_	1.45	1.89	μA	
	• @ 105°C	_	4.3	6.33	μΑ	
			1.0	0.00	μA	

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

<sup>2. 120</sup> MHz core and system clock, 60 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.

<sup>3. 120</sup> MHz core and system clock, 60 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.

<sup>4.</sup> Max values are measured with CPU executing DSP instructions.

<sup>5.</sup> MCG configured for PEE mode.

<sup>6. 168</sup> MHz core and system clock, 56 MHz bus and FlexBus clock, and 28 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.

<sup>7. 168</sup> MHz core and system clock, 56 MHz bus and FlexBus clock, and 28 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.

- 8. 120 MHz core and system clock, 60MHz bus clock, and FlexBus. MCG configured for PEE mode.
- 9. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 10. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.
- 12. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 13. Includes 32kHz oscillator current and RTC operation.

#### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors Table 8. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	23	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50-150	27	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	28	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	14	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	K	_	2, 3

<sup>1.</sup> Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code.

The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 12 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = ^{\circ}\text{MHz}$ ,  $f_{BUS} = ^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions.

- 1. Go to nxp.com
- 2. Perform a keyword search for "EMC design."

#### 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins		7	pF

## 2.3 Switching specifications

#### 2.3.1 Device clock specifications

Table 10. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes	
	High Speed run mode					
f <sub>SYS</sub>	System and core clock	_	180	MHz		
	Normal run mode (and High Speed run mode ur	nless otherwis	se specified a	bove)		
f <sub>SYS</sub>	System and core clock	_	120	MHz		
	System and core clock when Full Speed USB in operation	20	_	MHz		
f <sub>SYS_USBHS</sub>	System and core clock when High Speed USB in operation	100	_	MHz		
f <sub>ENET</sub>	System and core clock when ethernet in operation			MHz		
	• 10 Mbps	5	_			
	• 100 Mbps	50	_			

Table 10. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>BUS</sub>	Bus clock	_	60	MHz	
FB_CLK	FlexBus clock	_	60	MHz	
f <sub>FLASH</sub>	Flash clock	_	28	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz	
	VLPR mode <sup>1</sup>		•		
f <sub>SYS</sub>	System and core clock	_	4	MHz	
f <sub>BUS</sub>	Bus clock	_	4	MHz	
FB_CLK	FlexBus clock	_	4	MHz	
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>ERCLK</sub>	External reference clock	_	16	MHz	
f <sub>LPTMR_pin</sub>	LPTMR clock	_	25	MHz	
f <sub>FlexCAN_ERCLK</sub>	FlexCAN external reference clock	_	8	MHz	
f <sub>I2S_MCLK</sub>	I2S master clock	_	12.5	MHz	
f <sub>I2S_BCLK</sub>	I2S bit clock	_	4	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, IEEE 1588 timer, timers, and I<sup>2</sup>C signals.

Table 11. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				4
	Slew enabled				
		_	25	ns	
		_	15	ns	

Table 11. General switching specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V				
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	7	ns	
	Slew disabled	_	7	ns	
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V				
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V				
	Port rise and fall time (low drive strength)				5
	Slew enabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	25	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	15	ns	
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	7	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	7	ns	

- This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses
  may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter
  pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load

## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 12. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.

#### 2.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	45	48	°C/W	1
Four-layer (2s2p)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	36	29	°C/W	1
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	38	°C/W	1
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	30	25	°C/W	1
_	R <sub>θJB</sub>	Thermal resistance, junction to board	24	16	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	9	9	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

<sup>1.</sup> Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

<sup>2.</sup> Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.

<sup>3.</sup> Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.

<sup>4.</sup> Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

## 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

## 3.1.1 Debug trace timing specifications

Table 13. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency	MHz	
$T_{wl}$	Low pulse width	2	_	ns
T <sub>wh</sub>	High pulse width	2	_	ns
T <sub>r</sub>	Clock and data rise time	_	3	ns
T <sub>f</sub>	Clock and data fall time	_	3	ns
T <sub>s</sub>	Data setup	1.5	_	ns
T <sub>h</sub>	Data hold	1.0	_	ns




Figure 5. TRACE\_CLKOUT specifications




Figure 6. Trace data specifications

#### 3.1.2 JTAG electricals

Table 14. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.0	_	ns
J7	TCLK low to boundary scan output data valid	_	28	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	19	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 15. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns

Table 15. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.0	_	ns
J7	TCLK low to boundary scan output data valid	_	30.6	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.0	_	ns
J11	TCLK low to TDO data valid	_	19.0	ns
J12	TCLK low to TDO high-Z	_	17.0	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 7. Test clock input timing





Figure 8. Boundary scan (JTAG) timing



**Figure 9. Test Access Port timing** 




Figure 10. TRST timing

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

# 3.3.1 MCG specifications

Table 16. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — t nominal VDD and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference user trimmed	frequency (slow clock) —	31.25	_	39.0625	kHz	
I <sub>ints</sub>	Internal reference	(slow clock) current	_	20	_	μΑ	
$\Delta f_{dco\_res\_t}$		med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_res\_t}$		med average DCO output voltage and temperature — ly	_	± 0.2	± 0.5	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		trimmed average DCO output Itage and temperature	_	± 0.5	± 2	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.3	1.5	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>		frequency (fast clock) — t nominal VDD and 25°C	_	4	_	MHz	
f <sub>intf_t</sub>		frequency (fast clock) — ominal VDD and 25 °C	3	_	5	MHz	
I <sub>intf</sub>	Internal reference	(fast clock) current	_	25	_	μΑ	
f <sub>loc_low</sub>	Loss of external c	lock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
	ext clk freq: above	e (3/5)f <sub>int</sub> never reset					
	ext clk freq: between maybe reset (pha	een (2/5)fint and (3/5)f <sub>int</sub> se dependency)					
	ext clk freq: below	(2/5)f <sub>int</sub> always reset					
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
	ext clk freq: above	e (16/5)f <sub>int</sub> never reset					
	ext clk freq: between maybe reset (pha	een (15/5)f <sub>int</sub> and (16/5)f <sub>int</sub> se dependency)					
	ext clk freq: below	(15/5)f <sub>int</sub> always reset					
	1	FL	L				
f <sub>fll_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco_ut</sub>	DCO output	Low range	16.0	23.04	26.66	MHz	2
	frequency range — untrimmed	(DRS=00, DMX32=0)					
	dittiiiiiiod	$640 \times f_{ints\_ut}$					
		Mid range	32.0	46.08	53.32		
		(DRS=01, DMX32=0)					
		$1280 \times f_{ints\_ut}$					

Table 16. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
		Mid-high range	48.0	69.12	79.99		
		(DRS=10, DMX32=0)					
		$1920 \times f_{ints\_ut}$					
		High range	64.0	92.16	106.65		
		(DRS=11, DMX32=0)					
		$2560 \times f_{ints\_ut}$					
		Low range	18.3	26.35	30.50		
		(DRS=00, DMX32=1)					
		$732 \times f_{ints\_ut}$					
		Mid range	36.6	52.70	60.99		
		(DRS=01, DMX32=1)					
		$1464 \times f_{ints\_ut}$					
		Mid-high range	54.93	79.09	91.53		
		(DRS=10, DMX32=1)					
		2197 × f <sub>ints_ut</sub>					
		High range	73.23	105.44	122.02		
		(DRS=11, DMX32=1)					
		$2929 \times f_{ints\_ut}$					
f <sub>dco</sub>	DCO output	Low range (DRS=00)	20	20.97	25	MHz	3, 4
	frequency range	$640 \times f_{fll\_ref}$					
		Mid range (DRS=01)	40	41.94	50	MHz	
		$1280 \times f_{fll\_ref}$					
		Mid-high range (DRS=10)	60	62.91	75	MHz	
		$1920 \times f_{fll\_ref}$					
		High range (DRS=11)	80	83.89	100	MHz	
		$2560 \times f_{fll\_ref}$					
f <sub>dco_t_DMX3</sub>	DCO output	Low range (DRS=00)	_	23.99	_	MHz	5, 6
2	frequency	$732 \times f_{fll\_ref}$					
		Mid range (DRS=01)	_	47.97	_	MHz	
		$1464 \times f_{fll\_ref}$					
		Mid-high range (DRS=10)	_	71.99		MHz	
		$2197 \times f_{fll\_ref}$					
		High range (DRS=11)	_	95.98	_	MHz	
		$2929 \times f_{fll\_ref}$					
J <sub>cyc_fll</sub>	FLL period jitter			180	_	ps	
	• f <sub>DCO</sub> = 48 M		_	150	_		
	• f <sub>DCO</sub> = 98 M	lHz					

Table 16. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>fll_acquire</sub>	FLL target frequency acquisition time		_	1	ms	7
	F	PLL		•		
f <sub>pll_ref</sub>	PLL reference frequency range	8	_	16	MHz	
f <sub>vcoclk_2x</sub>	VCO output frequency	180	_	360	MHz	
f <sub>vcoclk</sub>	PLL output frequency	90	_	180	MHz	
f <sub>vcoclk_90</sub>	PLL quadrature output frequency	90	_	180	MHz	
I <sub>pll</sub>	PLL operating current  • VCO @ 184 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 23)	_	2.8	_	mA	8
I <sub>pll</sub>	PLL operating current  • VCO @ 360 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 45)	_	3.6	_	mA	8
J <sub>cyc_pll</sub>	PLL period jitter (RMS)					9
	• f <sub>vco</sub> = 180 MHz	_	100	_	ps	
	• f <sub>vco</sub> = 360 MHz	_	75	_	ps	
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					9
	• f <sub>vco</sub> = 180 MHz	_	600	_	ps	
	• f <sub>vco</sub> = 360 MHz	_	300	_	ps	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time		_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	10

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. This applies when SCTRIM at value (0x80) and SCFTRIM control bit at value (0x0).
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco\_t</sub>) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

Table 17. IRC48M specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DD48M</sub>	Supply current	_	520	_	μA	
f <sub>irc48m</sub>	Internal reference frequency	_	48	_	MHz	
Δf <sub>irc48m_ol_lv</sub>	Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over full temperature  • Regulator disable	_	± 0.4	± 1.0	%f <sub>irc48m</sub>	1
	(USB_CLK_RECOVER_IRC_EN[REG_EN]=0 ) • Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1 )	_	± 0.5	± 1.5		
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over 0—70°C  • Regulator enable  (USB_CLK_RECOVER_IRC_EN[REG_EN]=1  )	_	± 0.2	± 0.5	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over full temperature  • Regulator enable  (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.4	± 1.0	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_cl</sub>	Closed loop total deviation of IRC48M frequency over voltage and temperature	_	_	± 0.1	%f <sub>host</sub>	2
J <sub>cyc_irc48m</sub>	Period Jitter (RMS)		35	150	ps	
t <sub>irc48mst</sub>	Startup time	_	2	3	μs	3

<sup>1.</sup> The maximum value represents characterized results equivalent to mean plus or minus three times the standard deviation (mean ± 3 sigma)

- USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1, or
- MCG\_C7[OSCSEL]=10, or
- SIM\_SOPT2[PLLFLLSEL]=11

## 3.3.3 Oscillator electrical specifications

<sup>2.</sup> Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1).

<sup>3.</sup> IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:

# 3.3.3.1 Oscillator DC electrical specifications Table 18. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	600	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	7.5	_	μA	
	• 4 MHz	_	500	_	μA	
	• 8 MHz (RANGE=01)	_	650	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3.25	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	

Table 18. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1. V<sub>DD</sub>=3.3 V, Temperature =25 °C, Internal capacitance = 20 pf
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$ ,  $C_y$  can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.3.2 Oscillator frequency specifications Table 19. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.

4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

#### 3.3.4 32 kHz oscillator electrical characteristics

# 3.3.4.1 32 kHz oscillator DC electrical specifications Table 20. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{BAT}$	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100		ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6		V

<sup>1.</sup> When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.4.2 32 kHz oscillator frequency specifications Table 21. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768		kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
f <sub>ec_extal32</sub>	Externally provided input clock frequency	_	32.768	_	kHz	2
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	$V_{BAT}$	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

### 3.4 Memories and memory interfaces

## 3.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 22. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm8</sub>	Program Phrase high-voltage time	_	7.5	18	μs	
t <sub>hversscr</sub>	Erase Flash Sector high-voltage time	_	13	113	ms	1
t <sub>hversblk256k</sub>	Erase Flash Block high-voltage time for 256 KB	_	208	1808	ms	1
t <sub>hversblk512k</sub>	Erase Flash Block high-voltage time for 512 KB	_	416	3616	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 23. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk256k</sub>	256 KB data flash	_	_	1.0	ms	
t <sub>rd1blk512k</sub>	512 KB program flash	_	_	1.8	ms	
t <sub>rd1sec4k</sub>	Read 1s Section execution time (4 KB flash)	_	_	100	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	95	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	40	μs	1
t <sub>pgm8</sub>	Program Phrase execution time	_	90	150	μs	
	Erase Flash Block execution time					2
t <sub>ersblk256k</sub>	256 KB data flash	_	220	1850	ms	
t <sub>ersblk512k</sub>	512 KB program flash	_	435	3700	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	15	115	ms	2
t <sub>pgmsec1k</sub>	Program Section execution time (1 KB flash)	_	5	_	ms	
	Read 1s All Blocks execution time					
t <sub>rd1allx</sub>	FlexNVM devices	_	_	5.9	ms	
t <sub>rd1alln</sub>	Program flash only devices	_	_	6.7	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	30	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	90	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	1750	14,800	ms	2

Table 23. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Swap Control execution time					
t <sub>swapx01</sub>	control code 0x01	_	200	_	μs	
t <sub>swapx02</sub>	control code 0x02	_	90	150	μs	
t <sub>swapx04</sub>	control code 0x04	_	90	150	μs	
t <sub>swapx08</sub>	control code 0x08	_	_	30	μs	
t <sub>swapx10</sub>	control code 0x10	_	90	150	μs	
	Program Partition for EEPROM execution time					
t <sub>pgmpart32k</sub>	32 KB EEPROM backup	_	70	_	ms	
t <sub>pgmpart256k</sub>	256 KB EEPROM backup	_	78	_	ms	
	Set FlexRAM Function execution time:					
t <sub>setramff</sub>	Control Code 0xFF	_	70	_	μs	
t <sub>setram32k</sub>	32 KB EEPROM backup	_	0.8	1.2	ms	
t <sub>setram64k</sub>	64 KB EEPROM backup	_	1.3	1.9	ms	
t <sub>setram128k</sub>	128 KB EEPROM backup	_	2.4	3.1	ms	
t <sub>setram256k</sub>	256 KB EEPROM backup	_	4.5	5.5	ms	
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	385	1700	μs	
t <sub>eewr8b64k</sub>	64 KB EEPROM backup	_	475	2000	μs	
t <sub>eewr8b128k</sub>	128 KB EEPROM backup	_	650	2350	μs	
t <sub>eewr8b256k</sub>	256 KB EEPROM backup	_	1000	3250	μs	
	16-bit write to FlexRAM execution time:					
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	_	385	1700	μs	
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	475	2000	μs	
t <sub>eewr16b128k</sub>	128 KB EEPROM backup	_	650	2350	μs	
t <sub>eewr16b256k</sub>	256 KB EEPROM backup	_	1000	3250	μs	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	_	360	1500	μs	
	32-bit write to FlexRAM execution time:					
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	_	630	2000	μs	
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	810	2250	μs	
t <sub>eewr32b128k</sub>	128 KB EEPROM backup	_	1200	2650	μs	
t <sub>eewr32b256k</sub>	256 KB EEPROM backup	_	1900	3500	μs	

<sup>1.</sup> Assumes 25MHz or greater flash clock frequency.

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

# 3.4.1.3 Flash high voltage current behaviors Table 24. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

#### 3.4.1.4 Reliability specifications

#### Table 25. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Program Fl	ash				
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	Data Flas	sh				
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM as El	EPROM				
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years	
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years	
n <sub>nvmcycee</sub>	Cycling endurance for EEPROM backup	20 K	50 K	_	cycles	2
	Write endurance					3
n <sub>nvmwree16</sub>	EEPROM backup to FlexRAM ratio = 16	140 K	400 K	_	writes	
n <sub>nvmwree128</sub>	EEPROM backup to FlexRAM ratio = 128	1.26 M	3.2 M	_	writes	
n <sub>nvmwree512</sub>	EEPROM backup to FlexRAM ratio = 512	5 M	12.8 M	_	writes	
n <sub>nvmwree2k</sub>	EEPROM backup to FlexRAM ratio = 2,048	20 M	50 M	_	writes	
n <sub>nvmwree8k</sub>	EEPROM backup to FlexRAM ratio = 8,192	80 M	200 M	_	writes	

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40°C ≤ T<sub>i</sub> ≤ 125°C.

<sup>3.</sup> Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM and the allocated EEPROM backup per subsystem. Minimum and typical values assume all 16-bit or 32-bit writes to FlexRAM; all 8-bit writes result in 50% less endurance.

#### 3.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_subsystem = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write\_efficiency} \times n_{\text{nvmcycee}}$$

#### where

- Writes\_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write\_efficiency
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n<sub>nvmcycee</sub> EEPROM-backup cycling endurance




Figure 11. EEPROM backup writes to FlexRAM

## 3.4.2 EzPort switching specifications

Table 26. EzPort full voltage range switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	14	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns




Figure 12. EzPort Timing Diagram

#### 3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	Address, data, and control output valid	_	11.8	ns	
FB3	Address, data, and control output hold	1.0	_	ns	1
FB4	Data and FB_TA input setup	11.9	_	ns	
FB5	Data and FB_TA input hold	0.0	_	ns	2

Table 27. Flexbus limited voltage range switching specifications

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

#### Peripheral operating requirements and behaviors

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB}\_\text{TA}}$ .

Table 28. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	Address, data, and control output valid	_	12.6	ns	
FB3	Address, data, and control output hold	1.0	_	ns	1
FB4	Data and FB_TA input setup	12.5	_	ns	
FB5	Data and FB_TA input hold	0	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB}_{-}\text{TA}}$ .




Figure 13. FlexBus read timing diagram




Figure 14. FlexBus write timing diagram

## 3.4.4 SDRAM controller specifications

Following figure shows SDRAM read cycle.




Figure 15. SDRAM read timing diagram

**Table 29. SDRAM Timing (Full voltage range)** 

NUM	Characteristic <sup>1</sup>	Symbol	MIn	Max	Unit
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	CLKOUT	MHz	
D0	Clock period	1/CLKOUT	_	ns	2
D1	CLKOUT high to SDRAM address valid	t <sub>CHDAV</sub>	-	11.2	ns
D2	CLKOUT high to SDRAM control valid	t <sub>CHDCV</sub>		11.1	ns
D3	CLKOUT high to SDRAM address invalid	t <sub>CHDAI</sub>	1.0	-	ns
D4	CLKOUT high to SDRAM control invalid	t <sub>CHDCI</sub>	1.0	-	ns
D5	SDRAM data valid to CLKOUT high	t <sub>DDVCH</sub>	12.0	-	ns
D6	CLKOUT high to SDRAM data invalid	tchddi	1.0	-	ns
D7 <sup>3</sup>	CLKOUT high to SDRAM data valid	t <sub>CHDDVW</sub>	-	12.0	ns
D8 <sup>3</sup>	CLKOUT high to SDRAM data invalid	t <sub>CHDDIW</sub>	1.0	-	ns

<sup>1.</sup> All timing specifications are based on taking into account, a 25pF load on the SDRAM output pins.

<sup>2.</sup> CLKOUT is same as FB\_CLK, maximum frequency can be 60 MHz

#### Peripheral operating requirements and behaviors

3. D7 and D8 are for write cycles only.

Table 30. SDRAM Timing (Limited voltage range)

NUM	Characteristic <sup>1</sup>	Symbol	MIn	Max	Unit
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	CLKOUT	MHz	
D0	Clock period	1/CLKOUT	_	ns	2
D1	CLKOUT high to SDRAM address valid	t <sub>CHDAV</sub>	-	11.1	ns
D2	CLKOUT high to SDRAM control valid	t <sub>CHDCV</sub>		11.1	ns
D3	CLKOUT high to SDRAM address invalid	t <sub>CHDAI</sub>	1.0	-	ns
D4	CLKOUT high to SDRAM control invalid	t <sub>CHDCI</sub>	1.0	-	ns
D5	SDRAM data valid to CLKOUT high	t <sub>DDVCH</sub>	11.3	-	ns
D6	CLKOUT high to SDRAM data invalid	t <sub>CHDDI</sub>	1.0	-	ns
D7 <sup>3</sup>	CLKOUT high to SDRAM data valid	t <sub>CHDDVW</sub>	-	11.1	ns
D8 <sup>3</sup>	CLKOUT high to SDRAM data invalid	t <sub>CHDDIW</sub>	1.0	-	ns

<sup>1.</sup> All timing specifications are based on taking into account, a 25pF load on the SDRAM output pins.

Following figure shows an SDRAM write cycle.

CLKOUT is same as FB\_CLK, maximum frequency can be 60 MHz
 D7 and D8 are for write cycles only.




Figure 16. SDRAM write timing diagram

### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 31 and Table 32 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 3.6.1.1 16-bit ADC operating conditions Table 31. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	_
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low		$V_{SSA}$	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	_
		All other modes	VREFL	_	VREFH		
$C_{ADIN}$	Input	16-bit mode	_	8	10	pF	_
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	_
R <sub>AS</sub>	Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	24	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion rate	≤ 13-bit modes  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	20.000	_	1200	kS/s	5
C <sub>rate</sub>	ADC conversion rate	16-bit mode  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	kS/s	5

<sup>1.</sup> Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.

<sup>2.</sup> DC potential difference.

<sup>3.</sup> This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.

- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 17. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 32. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC asynchronous	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/
	clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample	times	Į.		ļ
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		<12-bit modes	_	±0.2	-0.3 to 0.5		

Table 32. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
INL	Integral non-linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}^{5}$
		• <12-bit modes	_	-1.4	-1.8		
EQ	Quantization error	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
		• ≤13-bit modes	_	-	±0.5		
ENOB	Effective number of	16-bit differential mode					6
	bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		<ul><li>16-bit single-ended mode</li><li>Avg = 32</li><li>Avg = 4</li></ul>	12.2 11.4	13.9 13.1	_ _	bits bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 ×	6.02 × ENOB + 1.76		dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94 —	dB		
		16-bit single-ended mode • Avg = 32	_	-85	_		
SFDR	Spurious free dynamic range	16-bit differential mode  • Avg = 32	82	95	_	dB	7
		/g 0_			_	dB	
		16-bit single-ended mode • Avg = 32	78	90			
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

<sup>1.</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 

- 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz




Figure 18. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 19. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 33. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

<sup>3.</sup>  $1 LSB = V_{reference}/64$ 




Figure 20. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 21. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

## 3.6.3.1 12-bit DAC operating requirements Table 34. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage		3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}$ .

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

#### 3.6.3.2 12-bit DAC operating behaviors Table 35. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub> P	Supply current — low-power mode		_	150	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	700	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode		15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000		_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode		_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT		_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
A <sub>C</sub>	Offset aging coefficient	_	_	100	μV/yr	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
CT	Channel to channel cross talk	_	_	-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB

- The INL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV
   The DNL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV
   The DNL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV with V<sub>DDA</sub> > 2.4 V
   Calculated by a best fit curve from V<sub>SS</sub> + 100 mV to V<sub>DACR</sub> 100 mV

6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 22. Typical INL error vs. digital code




Figure 23. Offset at half scale vs. temperature

### 3.6.4 Voltage reference electrical specifications

Table 36. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage		3.6	V	
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
C <sub>L</sub>	Output load capacitance	100		nF	1, 2

<sup>1.</sup> C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

<sup>2.</sup> The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 37. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.190	1.195	1.200	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	1
Ac	Aging coefficient	_	_	400	uV/yr	_
I <sub>bg</sub>	Bandgap only current	_	_	80	μΑ	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
T <sub>chop_osc_st</sub>	Internal bandgap start-up delay with chop oscillator enabled	_	_	35	ms	_
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

<sup>1.</sup> See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

Table 38. VREF limited-range operating requirements

	Symbol	Description	Min.	Max.	Unit	Notes
Ī	T <sub>A</sub>	Temperature	0	50	°C	

Table 39. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

#### 3.7 Timers

See General switching specifications.

#### 3.8 Communication interfaces

<sup>2.</sup> Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

### 3.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

#### 3.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Table 40. MII signal switching specifications (limited voltage range)

Symbol	Description	Min.	Max.	Unit
_	Operating Voltage	2.7	3.6	V
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

Table 41. MII signal switching specifications (full voltage range)

Symbol	Description	Min.	Max.	Unit
_	Operating Voltage	1.7	3.6	V
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns

Table 41. MII signal switching specifications (full voltage range) (continued)

Symbol	Description	Min.	Max.	Unit
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns




Figure 24. RMII/MII transmit signal timing diagram




Figure 25. RMII/MII receive signal timing diagram

#### 3.8.1.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Table 42. RMII signal switching specifications (limited voltage range)

Num	Description	Min.	Max.	Unit
_	Operating Voltage	2.7	3.6	
_	EXTAL frequency (RMII input clock RMII_CLK)	_	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	_	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	_	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	_	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	_	15.4	ns

Table 43. RMII signal switching specifications (full voltage range)

Num	Description	Min.	Max.	Unit
_	Operating Voltage	1.7	3.6	
_	EXTAL frequency (RMII input clock RMII_CLK)	_	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	_	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	_	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	_	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	_	17.5	ns

## 3.8.1.3 MDIO serial management timing specifications Table 44. MDIO serial management channel signal timing

Num	Characteristic	Symbol	Min	Max	Unit
E10	MDC cycle time	t <sub>MDC</sub>	400	_	ns
E11	MDC pulse width		40	60	% t <sub>MDC</sub>
E12	MDC to MDIO output valid		_	375	ns
E13	MDC to MDIO output invalid		25	_	ns
E14	MDIO input to MDC setup		10	_	ns
E15	MDIO input to MDC hold		0	_	ns




Figure 26. MDIO serial management channel timing diagram

# 3.8.2 USB Voltage Regulator Electrical Specifications Table 45. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREG_IN0	Regulator selectable input supply voltages	2.7	_	5.5	V	2
VREG_IN1						
I <sub>DDon</sub>	Quiescent current — Run mode, load current				μΑ	
VREG_IN0	equal zero, input supply (VREG_IN*) > 3.6 V	_	157	_		
VREG_IN1		_	107	_		
			157			
I <sub>DDstby</sub>	Quiescent current — Standby mode, load	_	2	_	μΑ	
VREG_IN0	current equal zero	_	2	_		
VREG_IN1						
I <sub>DDoff</sub>	Quiescent current — Shutdown mode					
VREG_IN0	VREG_IN*= 5.0 V and temperature=25 °C	_	680	_	nA	
VREG_IN1		_	920	_		
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	150	mA	3
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	
V <sub>DROPOUT</sub>	Regulator drop-out voltage — Run mode at maximum load current with inrush current limit disabled	300	_	_	mV	
VREG_OUT	Regulator programmable output target voltage	_				4
	<ul> <li>Selected input supply &gt; programmed output target voltage + V<sub>DROPOUT</sub></li> </ul>	3	3.3	3.6	V	
	• Run mode	2.1	2.8	3.6	V	
	Standby mode					

Table 45.	<b>USB VREG electrical specifications</b>
	(continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	350	_	mA	5
I <sub>INRUSH</sub>	Inrush current limit	40	_	100	mA	6, 7, 8, 9, 10

- 1. Typical values assume the selected input supply is 5.0 V, Temp = 25 °C unless otherwise stated.
- 2. Operation range is 2.7 V to 5.5 V; tolerance voltage is up to 6 V.
- 3. 150mA is inclusive of the run mode current of the on-chip USB modules. Available load outside of the chip depends on USB operation and device power dissipation limits.
- 4. The target voltage for the regulator is programmable, accounting for the range of the max and min values
- 5. Current limit disabled.
- 6. Current limit should be disabled after the powers have stabilized to allow full functionality of the regulator.
- 7. Limited Characterization
- 8. I<sub>INRUSH</sub> with VREGINx=4.0 V to 5.5 V
- 9. The minimum value of I<sub>INRUSH</sub> is stated for operation when only one of VREG\_IN0 / VREG\_IN1 is powered, or when VREG\_IN0 and VREG\_IN1 both have the same voltage level. When VREG\_IN0 and VREG\_IN1 are operated at different voltage levels with the selected VREG\_IN lower than the non-selected VREG\_IN, the minumum value of I<sub>INRUSH</sub> may decrease to a lower value.
- 10. Total current load on startup should be less than I<sub>INRUSH</sub> min over full input voltage range of the regulator.

# 3.8.3 USB Full Speed Transceiver and High Speed PHY specifications

This section describes the USB0 port Full Speed/Low Speed transceiver and USB1 port USB-PHY High Speed Phy parameters. The high speed phy is capable of full and low speed signalling as well.

The USB0 (FS/LS Transceiver) and USB1 ((USB HS/FS/LS) meet the electrical compliance requirements defined in the Universal Serial Bus Revision 2.0 Specification with the amendments below.

- USB ENGINEERING CHANGE NOTICE
  - Title: 5V Short Circuit Withstand Requirement Change
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000
- USB ENGINEERING CHANGE NOTICE
  - Title: Pull-up/Pull-down resistors
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE

#### Peripheral operating requirements and behaviors

- Title: Suspend Current Limit Changes
- Applies to: Universal Serial Bus Specification, Revision 2.0
- On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification
  - Revision 2.0 version 1.1a July 27, 2012
- Battery Charging Specification (available from USB-IF)
  - Revision 1.2 (including errata and ECNs through March 15, 2012), March 15, 2012

USB1\_VBUS pin is a detector function which is 5v tolerant and complies with the above specifications without needing any external voltage division components.

# 3.8.4 USB DCD electrical specifications Table 46. USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub> , V <sub>DM_SRC</sub>	USB_DP and USB_DM source voltages (up to 250 µA)	0.5	_	0.7	V
$V_{LGC}$	Threshold voltage for logic high	0.8	_	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μΑ
I <sub>DM_SINK</sub> , I <sub>DP_SINK</sub>	USB_DM and USB_DP sink currents	50	100	150	μА
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.33	0.4	V

### 3.8.5 CAN switching specifications

See General switching specifications.

### 3.8.6 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

		• •	•	• ,	
Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	30	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	15.0	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	1.0	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15.8	_	ns	
DS8	DSPL SCK to DSPL SIN input hold	0	_	ns	

Table 47. Master mode DSPI timing (limited voltage range)

- 1. The delay is programmable in SPIx CTARn[PSSCK] and SPIx CTARn[CSSCK].
- 2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 27. DSPI classic SPI timing — master mode

Table 48. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		15 <sup>1</sup>	MHz

Num	Description	Min.	Max.	Unit
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	23.0	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.7	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7.0	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	13	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	13	ns

Table 48. Slave mode DSPI timing (limited voltage range) (continued)

1. The maximum operating frequency is measured with non-continuous CS and SCK. When DSPI is configured with continuous CS and SCK, there is a constraint that SPI clock should not be greater than 1/6 of bus clock, for example, when bus clock is 60MHz, SPI clock should not be greater than 10MHz.




Figure 28. DSPI classic SPI timing — slave mode

#### 3.8.7 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 49. Master mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation		15	MHz	

Table 49. Master mode DSPI timing (full voltage range) (con	ntinued)
---	----------

Num	Description	Min.	Max.	Unit	Notes
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	15	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	1.0	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15.8	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 29. DSPI classic SPI timing — master mode

Table 50. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	7.5	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	23.1	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.6	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7.0	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	13.0	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	13.0	ns




Figure 30. DSPI classic SPI timing — slave mode

# 3.8.8 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 51. I<sup>2</sup>C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Unit	
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	01	3.45 <sup>2</sup>	0 <sup>3</sup>	0.9 <sup>1</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>4</sup>	_	100 <sup>2, 5</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>5</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 3. Input signal Slew = 10 ns and Output Load = 50 pF
- 4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 5. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such

a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU}$ ; DAT = 1000 + 250 = 1250 ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.

6.  $C_b$  = total capacitance of the one bus line in pF.

Table 52. I <sup>2</sup>C 1 Mbps timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub> , <sup>2</sup>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

- 1. The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.
- 2. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 31. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.9 UART switching specifications

See General switching specifications.

### 3.8.10 Low Power UART switching specifications

See General switching specifications.

### 3.8.11 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 53. SDHC full voltage range switching specifications

Num	Symbol	Description	Min.	Max.	Unit
		Operating voltage	1.71	3.6	V
		Card input clock			
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	_	ns
SD3	t <sub>WH</sub>	Clock high time	7	_	ns
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns
		SDHC output / card inputs SDHC_CMD, SDHC_DAT	(reference to	SDHC_CLK)	
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	8.6 8.3	ns
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)				
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns
SD8	t <sub>IH</sub>	SDHC input hold time	0		ns

Table 54. SDHC limited voltage range switching specifications

Num	Symbol	Description	Min.	Max.	Unit
		Operating voltage	2.7	3.6	V
		Card input clock			
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	_	ns
SD3	t <sub>WH</sub>	Clock high time	7	_	ns
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns

Num	Symbol	Description	Min.	Max.	Unit		
	SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	7.6 8.3	ns		
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns		
SD8	t <sub>IH</sub>	SDHC input hold time	0	_	ns		

Table 54. SDHC limited voltage range switching specifications (continued)




Figure 32. SDHC timing

### 3.8.12 I<sup>2</sup>S switching specifications

I2S\_MCLK pulse width high/low

I2S\_BCLK cycle time

This section provides the AC timings for the I<sup>2</sup>S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S\_BCLK) and/or the frame sync (I2S\_FS) shown in the figures below.

 Description
 Min.
 Max.
 Unit

 Operating voltage
 2.7
 3.6
 V

 I2S\_MCLK cycle time
 40
 —
 ns

45%

80

55%

Table 55. I2S master mode timing (limited voltage range)

Table continues on the next page...

Num

S1

S2

S3

MCLK period

ns

Table 55. I2S master mode timing (limited voltage range) (continued)

Num	Description	Min.	Max.	Unit
S4	I2S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_BCLK to I2S_FS output valid	_	15	ns
S6	I2S_BCLK to I2S_FS output invalid	0	_	ns
S7	I2S_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_FS input setup before I2S_BCLK	15	_	ns
S10	I2S_RXD/I2S_FS input hold after I2S_BCLK	0	_	ns




Figure 33. I<sup>2</sup>S timing — master mode

Table 56. I2S slave mode timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_BCLK cycle time (input)	80	_	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	4.5	_	ns
S14	I2S_FS input hold after I2S_BCLK	2	_	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	_	20	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>		25	ns

<sup>1.</sup> Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 34. I<sup>2</sup>S timing — slave modes

# 3.8.12.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num. Characteristic Min. Max. Unit Operating voltage 1.71 3.6 ٧ S1 I2S\_MCLK cycle time 40 ns S2 I2S\_MCLK (as an input) pulse width high/low 45% 55% MCLK period S3 I2S\_TX\_BCLK/I2S\_RX\_BCLK cycle time (output) 80 I2S\_TX\_BCLK/I2S\_RX\_BCLK pulse width high/low S4 45% 55% BCLK period **S5** I2S\_TX\_BCLK/I2S\_RX\_BCLK to I2S\_TX\_FS/ 15 ns I2S\_RX\_FS output valid **S6** I2S\_TX\_BCLK/I2S\_RX\_BCLK to I2S\_TX\_FS/ 0 ns I2S\_RX\_FS output invalid S7 I2S\_TX\_BCLK to I2S\_TXD valid 15 ns S8 I2S\_TX\_BCLK to I2S\_TXD invalid 0 ns S9 I2S\_RXD/I2S\_RX\_FS input setup before 15 ns I2S\_RX\_BCLK S10 I2S\_RXD/I2S\_RX\_FS input hold after 0 ns I2S\_RX\_BCLK

Table 57. I2S/SAI master mode timing




Figure 35. I2S/SAI timing — master modes

Table 58. I2S/SAI slave mode timing

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	4.5	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	23.1	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 36. I2S/SAI timing — slave modes

# 3.8.12.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 59. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	<u> </u>	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	45	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 37. I2S/SAI timing — master modes

Table 60. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	5	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	56.5	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	5	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 38. I2S/SAI timing — slave modes

### 3.9 Human-machine interfaces (HMI)

### 3.9.1 TSI electrical specifications

Table 61. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μΑ
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μΑ
TSI_EN	Power consumption in enable mode	_	100	_	μΑ
TSI_DIS	Power consumption in disable mode	_	1.2	_	μΑ
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	0.19	_	1.03	V

#### 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
144-pin LQFP	98ASS23177W
144-pin MAPBGA	98ASA00222D

#### 5 Pinout

### 5.1 K66 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
_	L5	RTC_ WAKEUP_B	RTC_ WAKEUP_B	RTC_ WAKEUP_B								
_	M5	NC	NC	NC								
_	A10	NC	NC	NC								
_	B10	NC	NC	NC								
_	C10	NC	NC	NC								
1	D3	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1	TRACE_ CLKOUT	I2C1_SDA	RTC_ CLKOUT	
2	D2	PTE1/ LLWU_P0	ADC1_SE5a	ADC1_SE5a	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX	SDHC0_D0	TRACE_D3	I2C1_SCL	SPI1_SIN	
3	D1	PTE2/ LLWU_P1	ADC1_SE6a	ADC1_SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_ CTS_b	SDHC0_ DCLK	TRACE_D2			
4	E4	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_ RTS_b	SDHC0_ CMD	TRACE_D1		SPI1_SOUT	
5	E5	VDD	VDD	VDD								
6	Н3	VSS	VSS	VSS								
7	E3	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3	TRACE_D0			
8	E2	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2		FTM3_CH0		
9	E1	PTE6/ LLWU_P16	DISABLED		PTE6/ LLWU_P16	SPI1_PCS3	UART3_ CTS_b	I2S0_MCLK		FTM3_CH1	USB0_SOF_ OUT	
10	F4	PTE7	DISABLED		PTE7		UART3_ RTS_b	I2S0_RXD0		FTM3_CH2		

144 LQFP	144 MAP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
	BGA											
11	F3	PTE8	DISABLED		PTE8	I2S0_RXD1		I2S0_RX_FS	LPUART0_ TX	FTM3_CH3		
12	F2	PTE9/ LLWU_P17	DISABLED		PTE9/ LLWU_P17	I2S0_TXD1		I2S0_RX_ BCLK	LPUART0_ RX	FTM3_CH4		
13	F1	PTE10/ LLWU_P18	DISABLED		PTE10/ LLWU_P18	I2C3_SDA		I2S0_TXD0	LPUARTO_ CTS_b	FTM3_CH5	USB1_ID	
14	G4	PTE11	DISABLED		PTE11	I2C3_SCL		I2S0_TX_FS	LPUARTO_ RTS_b	FTM3_CH6		
15	G3	PTE12	DISABLED		PTE12			I2S0_TX_ BCLK		FTM3_CH7		
16	E6	VDD	VDD	VDD								
17	F7	VSS	VSS	VSS								
18	F6	VSS	VSS	VSS								
19	H1	USB0_DP	USB0_DP	USB0_DP								
20	H2	USB0_DM	USB0_DM	USB0_DM								
21	G1	VREG_OUT	VREG_OUT	VREG_OUT								
22	G2	VREG_IN0	VREG_IN0	VREG_IN0								
23	J2	VREG_IN1	DISABLED	VREG_IN1								
24	K2	USB1_VSS	DISABLED	USB1_VSS								
25	J1	USB1_DP	DISABLED	USB1_DP								
26	K1	USB1_DM	DISABLED	USB1_DM								
27	L1	USB1_VBUS	DISABLED	USB1_VBUS								
28	L2	ADC0_DM0/ ADC1_DM3	ADC0_DM0/ ADC1_DM3	ADC0_DM0/ ADC1_DM3								
29	M1	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3								
30	M2	ADC1_DM0/ ADC0_DM3	ADC1_DM0/ ADC0_DM3	ADC1_DM0/ ADC0_DM3								
31	H5	VDDA	VDDA	VDDA								
32	G5	VREFH	VREFH	VREFH								
33	G6	VREFL	VREFL	VREFL								
34	H6	VSSA	VSSA	VSSA								
35	K3	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
36	J3	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								
37	M3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								

#### **Pinout**

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
38	L3	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23								
39	L4	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23								
40	M7	XTAL32	XTAL32	XTAL32								
41	M6	EXTAL32	EXTAL32	EXTAL32								
42	L6	VBAT	VBAT	VBAT								
43	ı	VDD	VDD	VDD								
44	_	VSS	VSS	VSS								
45	M4	PTE24	ADC0_SE17	ADC0_SE17	PTE24	CAN1_TX	UART4_TX		I2C0_SCL	EWM_OUT_ b		
46	K5	PTE25/ LLWU_P21	ADC0_SE18	ADC0_SE18	PTE25/ LLWU_P21	CAN1_RX	UART4_RX		I2C0_SDA	EWM_IN		
47	K4	PTE26	DISABLED		PTE26	ENET_1588_ CLKIN	UART4_ CTS_b			RTC_ CLKOUT	USB0_CLKIN	
48	J4	PTE27	DISABLED		PTE27		UART4_ RTS_b					
49	H4	PTE28	DISABLED		PTE28							
50	J5	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK	TSI0_CH1	PTA0	UARTO_ CTS_b/ UARTO_ COL_b	FTM0_CH5		LPUARTO_ CTS_b		JTAG_TCLK/ SWD_CLK	EZP_CLK
51	J6	PTA1	JTAG_TDI/ EZP_DI	TSI0_CH2	PTA1	UARTO_RX	FTM0_CH6	I2C3_SDA	LPUARTO_ RX		JTAG_TDI	EZP_DI
52	K6	PTA2	JTAG_TDO/ TRACE_ SWO/ EZP_DO	TSI0_CH3	PTA2	UARTO_TX	FTM0_CH7	I2C3_SCL	LPUARTO_ TX		JTAG_TDO/ TRACE_ SWO	EZP_DO
53	K7	PTA3	JTAG_TMS/ SWD_DIO	TSI0_CH4	PTA3	UARTO_ RTS_b	FTM0_CH0		LPUARTO_ RTS_b		JTAG_TMS/ SWD_DIO	
54	L7	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b	TSI0_CH5	PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
55	M8	PTA5	DISABLED		PTA5	USB0_CLKIN	FTM0_CH2	RMIIO_ RXER/ MIIO_RXER	CMP2_OUT	I2S0_TX_ BCLK	JTAG_ TRST_b	
56	<b>E</b> 7	VDD	VDD	VDD								
57	G7	VSS	VSS	VSS								
58	J7	PTA6	DISABLED		PTA6		FTM0_CH3		CLKOUT		TRACE_ CLKOUT	
59	J8	PTA7	ADC0_SE10	ADC0_SE10	PTA7		FTM0_CH4		RMII0_MDIO/ MII0_MDIO		TRACE_D3	

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
60	K8	PTA8	ADC0_SE11	ADC0_SE11	PTA8		FTM1_CH0		RMII0_MDC/ MII0_MDC	FTM1_QD_ PHA/ TPM1_CH0	TRACE_D2	
61	L8	PTA9	DISABLED		PTA9		FTM1_CH1	MII0_RXD3		FTM1_QD_ PHB/ TPM1_CH1	TRACE_D1	
62	M9	PTA10/ LLWU_P22	DISABLED		PTA10/ LLWU_P22		FTM2_CH0	MII0_RXD2		FTM2_QD_ PHA/ TPM2_CH0	TRACE_D0	
63	L9	PTA11/ LLWU_P23	DISABLED		PTA11/ LLWU_P23		FTM2_CH1	MIIO_RXCLK	I2C2_SDA	FTM2_QD_ PHB/ TPM2_CH1		
64	K9	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0	RMIIO_ RXD1/ MIIO_RXD1	I2C2_SCL	I2S0_TXD0	FTM1_QD_ PHA/ TPM1_CH0	
65	J9	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1	RMIIO_ RXD0/ MIIO_RXD0	I2C2_SDA	I2S0_TX_FS	FTM1_QD_ PHB/ TPM1_CH1	
66	L10	PTA14	DISABLED		PTA14	SPI0_PCS0	UARTO_TX	RMIIO_CRS_ DV/ MIIO_RXDV	I2C2_SCL	I2S0_RX_ BCLK	I2S0_TXD1	
67	L11	PTA15	CMP3_IN1	CMP3_IN1	PTA15	SPI0_SCK	UARTO_RX	RMIIO_ TXEN/ MIIO_TXEN		12S0_RXD0		
68	K10	PTA16	CMP3_IN2	CMP3_IN2	PTA16	SPI0_SOUT	UARTO_ CTS_b/ UARTO_ COL_b	RMII0_TXD0/ MII0_TXD0		12S0_RX_FS	I2S0_RXD1	
69	K11	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UARTO_ RTS_b	RMII0_TXD1/ MII0_TXD1		I2SO_MCLK		
70	E8	VDD	VDD	VDD								
71	G8	VSS	VSS	VSS								
72	M12	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0			TPM_ CLKIN0	
73	M11	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ ALT1	TPM_ CLKIN1	
74	L12	RESET_b	RESET_b	RESET_b								
75	K12	PTA24	CMP3_IN4	CMP3_IN4	PTA24			MII0_TXD2		FB_A29		
76	J12	PTA25	CMP3_IN5	CMP3_IN5	PTA25			MII0_TXCLK		FB_A28		
77	J11	PTA26	DISABLED		PTA26			MII0_TXD3		FB_A27		
78	J10	PTA27	DISABLED		PTA27			MIIO_CRS		FB_A26		
79	H12	PTA28	DISABLED		PTA28			MII0_TXER		FB_A25		
80	H11	PTA29	DISABLED		PTA29			MII0_COL		FB_A24		
81	H10	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8/ TSI0_CH0	ADC0_SE8/ ADC1_SE8/ TSI0_CH0	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0	RMII0_MDIO/ MII0_MDIO	SDRAM_ CAS_b	FTM1_QD_ PHA/ TPM1_CH0		

#### **Pinout**

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
82	H9	PTB1	ADC0_SE9/ ADC1_SE9/ TSI0_CH6	ADC0_SE9/ ADC1_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1	RMII0_MDC/ MII0_MDC	SDRAM_ RAS_b	FTM1_QD_ PHB/ TPM1_CH1		
83	G12	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	UARTO_ RTS_b	ENET0_ 1588_TMR0	SDRAM_WE	FTM0_FLT3		
84	G11	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	UARTO_ CTS_b/ UARTO_ COL_b	ENETO_ 1588_TMR1	SDRAM_ CS0_b	FTM0_FLT0		
85	G10	PTB4	ADC1_SE10	ADC1_SE10	PTB4			ENET0_ 1588_TMR2	SDRAM_ CS1_b	FTM1_FLT0		
86	G9	PTB5	ADC1_SE11	ADC1_SE11	PTB5			ENETO_ 1588_TMR3		FTM2_FLT0		
87	F12	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23/ SDRAM_D23			
88	F11	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22/ SDRAM_D22			
89	F10	PTB8	DISABLED		PTB8		UART3_ RTS_b		FB_AD21/ SDRAM_D21			
90	F9	PTB9	DISABLED		PTB9	SPI1_PCS1	UART3_ CTS_b		FB_AD20/ SDRAM_D20			
91	E12	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX		FB_AD19/ SDRAM_D19	FTM0_FLT1		
92	E11	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX		FB_AD18/ SDRAM_D18	FTM0_FLT2		
93	H7	VSS	VSS	VSS								
94	F5	VDD	VDD	VDD								
95	E10	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_SOUT	UARTO_RX	FTM_CLKIN0	FB_AD17/ SDRAM_D17	EWM_IN	TPM_ CLKIN0	
96	E9	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_SIN	UARTO_TX	FTM_CLKIN1	FB_AD16/ SDRAM_D16	EWM_OUT_ b	TPM_ CLKIN1	
97	D12	PTB18	TSI0_CH11	TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_ BCLK	FB_AD15/ SDRAM_A23	FTM2_QD_ PHA/ TPM2_CH0		
98	D11	PTB19	TSI0_CH12	TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_ PHB/ TPM2_CH1		
99	D10	PTB20	DISABLED		PTB20	SPI2_PCS0			FB_AD31/ SDRAM_D31	CMP0_OUT		
100	D9	PTB21	DISABLED		PTB21	SPI2_SCK			FB_AD30/ SDRAM_D30	CMP1_OUT		
101	C12	PTB22	DISABLED		PTB22	SPI2_SOUT			FB_AD29/ SDRAM_D29	CMP2_OUT		
102	C11	PTB23	DISABLED		PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28/ SDRAM_D28	CMP3_OUT		

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
103	B12	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_ EXTRG	USB0_SOF_ OUT	FB_AD14/ SDRAM_A22	12S0_TXD1		
104	B11	PTC1/ LLWU_P6	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0	FB_AD13/ SDRAM_A21	I2S0_TXD0		
105	A12	PTC2	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1	FB_AD12/ SDRAM_A20	I2S0_TX_FS		
106	A11	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_ BCLK		
107	H8	VSS	VSS	VSS								
108	_	VDD	VDD	VDD								
109	A9	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11/ SDRAM_A19	CMP1_OUT		
110	D8	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	12S0_RXD0	FB_AD10/ SDRAM_A18	CMP0_OUT	FTM0_CH2	
111	C8	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_ EXTRG	I2S0_RX_ BCLK	FB_AD9/ SDRAM_A17	I2S0_MCLK		
112	B8	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB0_SOF_ OUT	12S0_RX_FS	FB_AD8/ SDRAM_A16			
113	A8	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		FTM3_CH4	I2S0_MCLK	FB_AD7/ SDRAM_A15			
114	D7	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9		FTM3_CH5	I2S0_RX_ BCLK	FB_AD6/ SDRAM_A14	FTM2_FLT0		
115	C7	PTC10	ADC1_SE6b	ADC1_SE6b	PTC10	I2C1_SCL	FTM3_CH6	12S0_RX_FS	FB_AD5/ SDRAM_A13			
116	В7	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA	FTM3_CH7	12S0_RXD1	FB_RW_b			
117	A7	PTC12	DISABLED		PTC12		UART4_ RTS_b	FTM_CLKIN0	FB_AD27/ SDRAM_D27	FTM3_FLT0	TPM_ CLKIN0	
118	D6	PTC13	DISABLED		PTC13		UART4_ CTS_b	FTM_CLKIN1	FB_AD26/ SDRAM_D26		TPM_ CLKIN1	
119	C6	PTC14	DISABLED		PTC14		UART4_RX		FB_AD25/ SDRAM_D25			
120	В6	PTC15	DISABLED		PTC15		UART4_TX		FB_AD24/ SDRAM_D24			
121	_	VSS	VSS	VSS								
122	-	VDD	VDD	VDD								
123	A6	PTC16	DISABLED		PTC16	CAN1_RX	UART3_RX	ENETO_ 1588_TMR0	FB_CS5_b/ FB_TSIZ1/ FB_BE23_ 16_BLS15_ 8_b/ SDRAM_ DQM2			
124	D5	PTC17	DISABLED		PTC17	CAN1_TX	UART3_TX	ENET0_ 1588_TMR1	FB_CS4_b/ FB_TSIZ0/			

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
									FB_BE31_ 24_BLS7_0_ b/ SDRAM_ DQM3			
125	C5	PTC18	DISABLED		PTC18		UART3_ RTS_b	ENETO_ 1588_TMR2	FB_TBST_b/ FB_CS2_b/ FB_BE15_8_ BLS23_16_b/ SDRAM_ DQM1			
126	B5	PTC19	DISABLED		PTC19		UART3_ CTS_b	ENETO_ 1588_TMR3	FB_CS3_b/ FB_BE7_0_ BLS31_24_b/ SDRAM_ DQM0	FB_TA_b		
127	A5	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_ RTS_b	FTM3_CH0	FB_ALE/ FB_CS1_b/ FB_TS_b			
128	D4	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_ CTS_b	FTM3_CH1	FB_CS0_b			
129	C4	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX	FTM3_CH2	FB_AD4/ SDRAM_A12		12C0_SCL	
130	B4	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_TX	FTM3_CH3	FB_AD3/ SDRAM_A11		I2C0_SDA	
131	A4	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_ RTS_b	FTM0_CH4	FB_AD2/ SDRAM_A10	EWM_IN	SPI1_PCS0	
132	A3	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_ CTS_b/ UARTO_ COL_b	FTM0_CH5	FB_AD1/ SDRAM_A9	EWM_OUT_ b	SPI1_SCK	
133	A2	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH6	FB_AD0	FTM0_FLT0	SPI1_SOUT	
134	M10	VSS	VSS	VSS								
135	F8	VDD	VDD	VDD								
136	A1	PTD7	DISABLED		PTD7	CMT_IRO	UARTO_TX	FTM0_CH7	SDRAM_ CKE	FTM0_FLT1	SPI1_SIN	
137	C9	PTD8/ LLWU_P24	DISABLED		PTD8/ LLWU_P24	I2C0_SCL			LPUARTO_ RX	FB_A16		
138	В9	PTD9	DISABLED		PTD9	I2C0_SDA			LPUARTO_ TX	FB_A17		
139	В3	PTD10	DISABLED		PTD10				LPUARTO_ RTS_b	FB_A18		
140	B2	PTD11/ LLWU_P25	DISABLED		PTD11/ LLWU_P25	SPI2_PCS0		SDHC0_ CLKIN	LPUARTO_ CTS_b	FB_A19		
141	B1	PTD12	DISABLED		PTD12	SPI2_SCK	FTM3_FLT0	SDHC0_D4		FB_A20		
142	C3	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21		

144 QFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
143	C2	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22		
144	C1	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23		

# 5.2 Recommended connection for unused analog and digital pins

Table 62 shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application

Table 62. Recommended connection for unused analog interfaces

Pin Type	K66	Short recommendation	Detailed recommendation
Analog/non GPIO	ADCx/CMPx	Float	Analog input - Float
Analog/non GPIO	VREF_OUT	Float	Analog output - Float
Analog/non GPIO	DAC0_OUT, DAC1_OUT	Float	Analog output - Float
Analog/non GPIO	RTC_WAKEUP_B	Float	Analog output - Float
Analog/non GPIO	XTAL32	Float	Analog output - Float
Analog/non GPIO	EXTAL32	Float	Analog input - Float
GPIO/Analog	PTA18/EXTAL0	Float	Analog input - Float
GPIO/Analog	PTA19/XTAL0	Float	Analog output - Float
GPIO/Analog	PTx/ADCx	Float	Float (default is analog input)
GPIO/Analog	PTx/CMPx	Float	Float (default is analog input)
GPIO/Analog	PTx/TSIOx	Float	Float (default is analog input)
GPIO/Digital	PTA0/JTAG_TCLK	Float	Float (default is JTAG with pulldown)
GPIO/Digital	PTA1/JTAG_TDI	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA2/JTAG_TDO	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA3/JTAG_TMS	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA4/NMI_b	10kΩ pullup or disable and float	Pull high or disable in PCR & FOPT and float
GPIO/Digital	PTx	Float	Float (default is disabled)
USB	USB0_DP	Float	Float
USB	USB0_DM	Float	Float
USB	VREG_OUT	Tie to input and ground through 10kΩ	Tie to input and ground through 10kΩ
USB	VREG_IN0	Tie to output and ground through 10kΩ	Tie to output and ground through 10kΩ

Table continues on the next page...

Table 62. Recommended connection for unused analog interfaces (continued)

Pin Type	K66	Short recommendation	Detailed recommendation
USB	VREG_IN1	Tie to output and ground through 10kΩ	Tie to output and ground through $10k\Omega$
USB	USB1_VSS	Always connect to VSS	Always connect to VSS
USB	USB1_DP	Float	Float
USB	USB1_DM	Float	Float
USB	USB1_VBUS	Float	Float
VBAT	VBAT	Float	Float
VDDA	VDDA	Always connect to VDD potential	Always connect to VDD potential
VREFH	VREFH	Always connect to VDD potential	Always connect to VDD potential
VREFL	VREFL	Always connect to VSS potential	Always connect to VSS potential
VSSA	VSSA	Always connect to VSS potential	Always connect to VSS potential

#### 5.3 K66 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 39. K66 144 LQFP Pinout Diagram

	1	2	3	4	5	6	7	8	9	10	11	12	
Α	PTD7	PTD6/ LLWU_P15	PTD5	PTD4/ LLWU_P14	PTD0/ LLWU_P12	PTC16	PTC12	PTC8	PTC4/ LLWU_P8	NC	PTC3/ LLWU_P7	PTC2	A
В	PTD12	PTD11/ LLWU_P25	PTD10	PTD3	PTC19	PTC15	PTC11/ LLWU_P11	PTC7	PTD9	NC	PTC1/ LLWU_P6	PTC0	В
С	PTD15	PTD14	PTD13	PTD2/ LLWU_P13	PTC18	PTC14	PTC10	PTC6/ LLWU_P10	PTD8/ LLWU_P24	NC	PTB23	PTB22	С
D	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0	PTD1	PTC17	PTC13	PTC9	PTC5/ LLWU_P9	PTB21	PTB20	PTB19	PTB18	D
E	PTE6/ LLWU_P16	PTE5	PTE4/ LLWU_P2	PTE3	VDD	VDD	VDD	VDD	PTB17	PTB16	PTB11	PTB10	E
F	PTE10/ LLWU_P18	PTE9/ LLWU_P17	PTE8	PTE7	VDD	VSS	VSS	VDD	PTB9	PTB8	PTB7	PTB6	F
G	VREG_OUT	VREG_IN0	PTE12	PTE11	VREFH	VREFL	VSS	VSS	PTB5	PTB4	PTB3	PTB2	G
н	USB0_DP	USB0_DM	VSS	PTE28	VDDA	VSSA	VSS	VSS	PTB1	PTB0/ LLWU_P5	PTA29	PTA28	н
J	USB1_DP	VREG_IN1	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	PTE27	PTA0	PTA1	PTA6	РТА7	PTA13/ LLWU_P4	PTA27	PTA26	PTA25	J
ĸ	USB1_DM	USB1_VSS	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	PTE26	PTE25/ LLWU_P21	PTA2	PTA3	PTA8	PTA12	PTA16	PTA17	PTA24	к
L	USB1_VBUS	ADC0_DM0/ ADC1_DM3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	RTC_ WAKEUP_B	VBAT	PTA4/ LLWU_P3	РТА9	PTA11/ LLWU_P23	PTA14	PTA15	RESET_b	L
М	ADC1_DP0/ ADC0_DP3	ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	PTE24	NC	EXTAL32	XTAL32	PTA5	PTA10/ LLWU_P22	VSS	PTA19	PTA18	м
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 40. K66 144 MAPBGA Pinout Diagram

# 6 Ordering parts

#### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PK66 and MK66

#### 7 Part identification

#### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

#### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K65 • K66
А	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>768 = 768 KB</li> </ul>

Table continues on the next page...

#### Terminology and guidelines

Field	Description	Values
		<ul><li>1M0 = 1 MB</li><li>2M0 = 2 MB</li></ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>MI = 169 MAPBGA (9 mm x 9 mm)</li> <li>AC = 169 WLCSP (5.6 mm x 5.5 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> <li>16 = 168 MHz</li> <li>18 = 180 MHz</li> </ul>
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>

## 7.4 Example

This is an example part number:

MK66FN2M0VMD18

# 8 Terminology and guidelines

#### 8.1 Definitions

Key terms are defined in the following table:

Term	Definition		
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:		
	<ul> <li>Operating ratings apply during operation of the chip.</li> <li>Handling ratings apply when the chip is not powered.</li> </ul>		
	NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.		
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip		
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions		
Typical value	A specified value for a technical characteristic that:		
	<ul> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>		
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.		

## 8.2 Examples

#### Operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3 LEW	1.2	V

#### Operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

#### Operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10 take	70	130	μА

#### 8.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	Supply voltage	3.3	V

#### 8.4 Relationship between ratings and operating requirements



#### 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 9 Revision History

The following table provides a revision history for this document.

**Table 63. Revision History** 

Rev. No.	Date	Substantial Changes
0	02/2015	Initial Release
1	04/2015	<ul> <li>Editorial change</li> <li>Updated OTG/EH and BC rev. 1.2 specification references in USB Full Speed Transceiver and High Speed PHY specifications section</li> <li>Updated USBDCD electrical specifications table</li> <li>Updated the typical values and maximum values of specs in Power consumption operating behaviors table</li> <li>Removed PSTOP2 current from Power consumption operating behaviors table</li> <li>Updated the values of DS5 and DS7 in Master mode DSPI timing (full voltage range) table</li> <li>Updated the footnote and description of V<sub>DIO</sub>, V<sub>AIO</sub> and I<sub>D</sub> in Voltage and current operating ratings table</li> <li>Updated the values and description of specs in Voltage and current operating requirements table</li> <li>Updated the leakage current specs in Voltage and current operating behaviors table</li> <li>Added Notes column in Thermal operating requirements</li> <li>Updated the values of 48MHz IRC in Low power mode peripheral adders table</li> <li>Added new footnotes for I<sub>INRUSH</sub> in USB VREG electrical specifications table to better document operation.</li> <li>Updated the figures "SDRAM write timing diagram" and SDRAM read timing diagram" in the section "SDRAM controller specifications."</li> <li>Updated the pinout table, and pinout diagrams in the section "Pinouts."</li> </ul>
2	05/2015	<ul> <li>Added new footnotes for I<sub>INRUSH</sub> in USB VREG electrical specifications table to better document operation.</li> <li>Updated the figures "SDRAM write timing diagram" and SDRAM read timing diagram" in the section "SDRAM controller specifications."</li> <li>Updated the pinout table, and pinout diagrams in the section "Pinouts."</li> </ul>
3	01/2016	<ul> <li>Updated the symbol in footnote of Thermal Operating specs</li> <li>Updated the description of PLL operating current in MCG specifications table</li> <li>Updated the values of IRC48M specifications table</li> <li>Added USB FS and USB HS logo in front page</li> <li>Updated Terminology and guidelines section</li> <li>Updated the maximum values of I<sub>DD_LLS2</sub> and I<sub>DD_LLS3</sub> in Power consumption operating behaviors table</li> </ul>
4	03/2017	<ul> <li>Removed the verbiage of "except RTC_WAKEUP pins" from the description for R<sub>PU</sub> and R<sub>PD</sub> in Voltage and current operating behaviors table</li> <li>Updated the unit of ADC conversion rate from "Kbps" to "kS/s" in 16-bit ADC operating conditions table</li> <li>Added MII signal switching specifications table and RMII signal switching specifications table for full voltage range</li> <li>Added MDIO serial management timing specifications section</li> <li>Updated I2C switching specifications section</li> <li>Updated the minimum and maximum value of Voltage reference output with factory trim in VREF full-range operating requirements table in Voltage reference electrical specifications section</li> </ul>

**Revision History** 

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. The USB-IF Logo is a registered trademark of USB Implementers Forum, Inc. All rights reserved.

© 2013-2017 NXP B.V.

Document Number K66P144M180SF5V2 Revision 4, 04/2017



