

Chapter 5

Signal Descriptions

CHAPTER 5. SIGNAL DESCRIPTIONS

5. SIGNAL DESCRIPTION	5-1
Table 5-1 Pin Summary	5-1
Figure 5-1 DSP3210 Signal Groups	5-1
Table 5-2 Pin Descriptions	5-2
Table 5-3 Signal Summary	5-4

5. SIGNAL DESCRIPTIONS

This section contains a brief description of the signals on the DSP3210. Figure 5-1 illustrates the functional organization of these pins which are divided into six categories: memory interface, serial I/O, bit I/O, utility, interrupt, and power supply. Table 5-1 is a summary of the signal pins provided in the 132 PQFP package.

Table 5-1 Pin Summary

Bus Interface	D0—D31, A2—A31, MS0—MS3	66
DRAM Signals	CSN, RW, PBD/BLMN*	3
SRAM Signals	ASN, MRN, MWN	1†
Control	SRDYN, BERRN, AEN, DEN, DLE	5
Arbitration Signals	BRN, BGN, BGACKN, LOCKN	4
Serial I/O	DI, ICK, ILD, DO, OCK, OLD, SY	7
Bit I/O	BIO0—BIO7	8
Utility	CKI, RESTN, ZN	3
Interrupt	IR0N, IR1N, IACK0, IACK1	4
VSS		20
VDD		11
		Total
		132

* PBD(BLMN) - Page Break Detect and Block Move share the same pin, selection is made via pcw[14—15]

† AEN is multiplexed with MRN and DEN is multiplexed with MWN, selection is made via pcw[12]




Figure 5-1 DSP3210 Signal Groups

A description of the function of each pin is presented in Table 5-2.

Table 5-2 Pin Descriptions

Pin Name	Type*	Name	Brief Description
D0—D31	I/O(3)	External Memory Data Bus	Bidirectional signals provide the general purpose data path between the DSP3210 and system resources. The data bus transmits and receives 8-, 16-, and 32-bit data.
A2—A31	O(3)	External Memory Address Bus	Provides the word address for DSP bus transfers.
MS0-MS3	O(3)	Memory Selects	Provides memory select information. Signaling based on pcw[9], M/IN: M/IN=1: Memory selects convey data type and word offset. M/IN=0: Memory selects convey byte select information.
CSN	O(3)	Cycle Start	Indicates the beginning of a valid external memory transaction.
ASN	O(3)	Address Strobe	Indicates that address and R/W information are valid.
RW	O(3)	Read/Write	Defines the direction of a data transfer. Signaling based on pcw[11], R/WN: R/WN=1: A high level indicates a read from an external device, a low level indicates a write to an external device. R/WN=0: A low level indicates a read from an external device, a high level indicates a write to an external device.
PBD/BLMN	O(3)	Page Break Detect/Block Move	Provides Page Break Detect or Block Move indication based on pcw[15—14], P/BN. P/BN=01, 1X: Indicates that the current memory access is not on the same page/not sequential as the previous memory access. P/BN=0: Indicates the first word of quad-word transfer in a doblock sequence.
AEN†	I	Address Enable	AEN and MRN share one pin and the function is controlled by pcw[12], D/SN. When D/SN=1, AEN is selected. When asserted, AEN enables the address bus and memory selects, and when negated, AEN tristates same.
MRN	O(3)	Read Strobe	AEN and MRN share one pin and the function is controlled by pcw[12], D/SN. When D/SN=0, MRN is selected. Indicates that data should be placed on the data bus during read transactions.
DEN‡	I	Data Enable	DEN and MWN share one pin and the function is controlled by pcw[12], D/SN. D/SN=1: DEN is selected. When asserted, DEN enables the data bus on writes. When negated, DEN tristates same.
MWN	O(3)	Write Strobe	DEN and MWN share one pin and the function is controlled by pcw[12], D/SN. When D/SN=0, MWN is selected. Indicates that valid data is on the data bus during write transactions.
DLE	I	Data Latch Enable	Enables data on the data bus into the input data latch on reads.

* I = Input, O = Output, P = Power, NC = No connection, OD = Open Drain, and (3) = 3-state.

† The functions of AEN and MRN are multiplexed on one pin, selection is made via pcw[12].

‡ The functions of DEN and MWN are multiplexed on one pin, selection is made via pcw[12].

Table 5-2 Pin Descriptions (continued)

Pin Name	Type*	Name	Brief Description
SRDYN	I	Synchronous Ready	Indicates that a data transfer is complete. When asserted, the DSP3210 completes the current transaction. This is a synchronous input and setup and hold times must be met for reliable operation. SRDYN is used in conjunction with BERRN and BGN to control relinquish, retry, and bus error operations.
BERRN	I	Bus Error	Indicates that a data transfer has encountered a bus error. It is used in conjunction with SRDYN and BGN to control relinquish, retry, and bus error operations.
LOCKN	O(3)	Bus Lock	Asserted when the DSP3210 is requesting interlocked memory transactions.
BRN	O(3)	Bus Request	Asserted when the DSP3210 is requesting mastership of the bus. It indicates that access to external memory is needed.
BGN	I	Bus Grant	Grant for ownership of the bus.
BGACKN	O(3)	Bus Grant Acknowledge	Indicates that the DSP3210 has taken ownership of the data and address busses and control signals. When negated, it indicates that the DSP has placed data, address and control signals in the high-impedance state.
BIO0-BIO7	I/O(3)	Bit I/O	Eight bidirectional signals that can be used for status and control information. Configured by boc register, and data is transferred via bio register.
DI	I	Serial Data In	Serial data input.
ICK	I/O(3)	Input Clock	Clock for serial data. In internal mode, ICK is generated on-chip (as specified in ioc) and is an output; in external mode, ICK is an input.
ILD	I/O(3)	Input Load	Signal for loading input buffer from internal shift register. In internal mode, ILD is generated on-chip (as specified in ioc) and is an output; in external mode, ILD is an input.
DO	O(3)	Serial Data Out	Serial data output.
OCK	I/O(3)	Output Clock	Clock for serial data. In internal mode, OCK is generated on-chip (as specified in ioc) and is an output; in external mode, OCK is an input.
OLD	I/O(3)	Output Load	Signal for loading input buffer from internal shift register. In internal mode, OLD is generated on-chip (as specified in ioc) and is an output; in external mode, OLD is an input.
SY	I/O(3)	Synchronization	Provides frame synchronization to or from the serial port.
CKI	I	Clock In	System clock.
RESTN	OD	Reset	Highest priority exception. When asserted, the processor enters into the reset state. A low-to-high transition initiates the reset sequence, call r22+0 (r20); nop.
ZN	I	3-state	When asserted, all DSP3210 output pins are 3-stated. ZN has an on-chip pull-up, therefore, it is not necessary that it be connected.
IR0N	I	Interrupt Request 0	Higher priority external interrupt. Maskable in the emr register.
IACK0	O(3)	Interrupt Acknowledge 0	Indicates the servicing of the external interrupt request 0.
IR1N	I	Interrupt Request 1	Lower priority external interrupt. Maskable in the emr register.
IACK1	O(3)	Interrupt Acknowledge 1	Indicates the servicing of the external interrupt request 1.
VDD	P	Power	
Vss	P	Ground	

* I = Input, O = Output, P = Power, NC = No connection, OD = Open Drain, and (3) = 3-state.

Table 5-3 is a summary of the characteristics of the signals.

Table 5-3 Signal Summary

Signal Function	Signal Name	Input/Output	Active State	3-State'd By			
				ZN	AEN	DEN	BGACKN
Data Bus	D0—D31	Input/Output	High/Low	Yes	—	Yes	—
Address Bus	A2—A31	Output	High/Low	Yes	Yes	—	Yes
Memory Selects	MS0—MS3 ¹	Output	High/Low	Yes	Yes	—	Yes
	MS0—MS3 ²	Output	Low	Yes	Yes	—	Yes
Cycle Start	CSN	Output	Low	Yes	—	—	Yes
Address Strobe	ASN	Output	Low	Yes	—	—	Yes
Read/Write	R/W	Output	High/Low	Yes	—	—	Yes
Page Break Detect	PBD	Output	High	Yes	—	—	Yes
Address Enable	AEN ³	Input	Low	—	—	—	—
Read Strobe	MRN ⁴	Output	Low	Yes	—	—	Yes
Data Enable	DEN ⁵	Input	Low	—	—	—	—
	MWN ⁶	Output	Low	Yes	-	-	Yes
Data Latch Enable	DLE	Input	High	—	—	—	—
Synchronous Ready	SRDYN	Input	Low	—	—	—	—
Bus Error	BERRN	Input	Low	—	—	—	—
Bus Lock	LOCKN	Output	Low	Yes	—	—	Yes
Bus Request	BRN	Output	Low	Yes	—	—	—
Bus Grant	BGN	Input	Low	—	—	—	—
Bus Grant Acknowledge	BGACKN	Output	Low	Yes	—	—	—
Bit I/O	BIO0—BIO7	Input/Output	High/Low	Yes	—	—	—
Serial Data In	DI	Input	High/Low	—	—	—	—
Serial Input Clock	ICK	Input/Output	—	Yes	—	—	—
Serial Input Load	ILD	Input/Output	High-to-Low	Yes	—	—	—
Serial Data Out	DO	Output	High/Low	Yes	—	—	—
Serial Output Clock	OCK	Input/Output	—	Yes	—	—	—
Serial Output Load	OLD	Input/Output	High-to-Low	Yes	—	—	—
Serial Synchronization	SY	Input/Output	High-to-Low	Yes	—	—	—
Clock In	CKI	Input	—	—	—	—	—
Reset	RESTN	Input/Output	Low	—	—	—	—
3-state	ZN	Input	Low	—	—	—	—
Interrupt Request 0	IR0N	Input	Low	—	—	—	—
Interrupt Acknowledge 0	IACK0	Output	High	Yes	—	—	—
Interrupt Request 1	IR1N	Input	Low	—	—	—	—
Interrupt Acknowledge 1	IACK1	Output	High	Yes	—	—	—
Power	VDD	Input	—	—	—	—	—
Ground	Vss	Input	—	—	—	—	—

1. The function of these pins is based on pcw[9]. This entry is for pcw[9] = 0.
2. The function of these pins is based on pcw[9]. This entry is for pcw[9] = 1.
3. The function of this pin is based on pcw[12]. This entry is for pcw[12] = 1.
4. The function of this pin is based on pcw[12]. This entry is for pcw[12] = 0.
5. The function of this pin is based on pcw[12]. This entry is for pcw[12] = 1.
6. The function of this pin is based on pcw[12]. This entry is for pcw[12] = 0.

Chapter 6

Bus Interface

CHAPTER 6. BUS INTERFACE

6 BUS INTERFACE	6-1
6.1 Bus Interface Signal Descriptions	6-1
Figure 6-1 External Memory Select Signaling and Write Data Duplication	6-2
6.2 Processor Control Word	6-4
Figure 6-2 PCW Register Encoding	6-5
6.3 Standard Bus Cycles	6-6
Figure 6-3 Bus Interface State Diagram	6-6
6.3.1 Read Transaction (0-or-more waits)	6-7
6.3.2 Synchronous Write Transaction (0-or-more waits)	6-7
6.3.3 Read Transaction (1 to 3-or-more waits)	6-7
6.3.4 Write Transaction (1 to 3-or-more waits)	6-8
6.3.5 Idle State	6-8
6.4 Bus Error.....	6-8
Table 6-1 BGN-BERRN-SRDYN Codes and Results	6-8
Figure 6-4 Synchronous Bus Protocol (0-or-more wait-states)	6-9
Figure 6-5 Bus Protocol (1-or-more wait-states)	6-9
Figure 6-6 Bus Protocol (2-or-more wait-states)	6-10
Figure 6-7 Bus Protocol (3-or-more wait-states)	6-10
6.4.1 Bus Error Operation	6-11
Figure 6-8 Read Cycle Retry	6-11
6.5 Bus Arbitration	6-12
6.5.1 Bus Arbitration Operation	6-12
Figure 6-9 Bus Arbitration Example	6-13
6.5.2 DSP3210 BRN Functional Timing	6-13
6.6 Special Interface Capabilities	6-15
6.6.1 Page Break Detect Indicator	6-15
6.6.2 Interlocked Bus Cycle Indicator	6-15
6.6.3 Quad-word Block Move Indicators	6-16
Figure 6-10 Quad-word Block Move Timing	6-17
6.6.4 Multiplexed Address and Data Bus	6-17
Figure 6-11 Multiplexing the Address Bus and Data Bus	6-17
6.6.5 Use of the Data Latch Enable	6-18
Figure 6-12 DLE Timing	6-18

6. BUS INTERFACE

This section provides a functional description of the bus, the signals that control it, and the bus cycles provided for data transfer operations and bus arbitration. For exact timing specifications, refer to Section 12 - Electrical Characteristics.

The DSP3210 allows 8-bit, 16-bit, and 32-bit operands to be located in external memory that is typically 32-bits wide. Section 3.4 Memory Organization describes how data of various sizes may be addressed. The DSP3210 has an address bus that specifies the word address for the transfer and a data bus that transfers the data. Control signals indicate the beginning of the cycle, the data size or bytes of a 32-bit word requested, and the type of transfer, read or write. Bus cycles are synchronous. The ready line, SRDYN, the bus error signal, BERRN, and the bus grant signal, BGN, must meet setup and hold times for reliable operation.

6.1 Bus Interface Signal Descriptions

Name	Description
A2—A31	Address Bus (Output; 3-state). The address bus conveys word addresses to the external system. The address space of the DSP3210 is partitioned between on-chip memory and external memory. External addresses initiate bus cycles and are accompanied by control strobes. Internal memory addresses are issued externally, but do not initiate bus cycles, unless 1) an external bus cycle is in progress or 2) the DSP3210 is not granted its bus. Only addresses for external memory are accompanied by control strobes. 3-stated by ZN, AEN, and 3-stated when BGACKN is negated.
D0—D31	Data Bus (Bidirectional; 3-state). The external data bus transmits data to and from the DSP3210. The data bus can transmit bytes (8-bit data), halfwords (16-bit data), and words (32-bit data). On write transactions, byte data is replicated on the three remaining bytes of the data bus while halfword data is replicated on the remaining halfword of the data bus. 3-stated by ZN and DEN.
MS0—MS3	Memory Selects (Output; 3-state). The information transmitted on MS0—MS3 is controlled by two bits in the PCW register, PCW[9—8]. PCW[9], M/IN, controls whether Motorola or Intel style signaling is used to convey the data type and word offset information. PCW[8], B/LN, controls the byte ordering used when addressing internal or external memory. If M/IN = 1, Motorola semantics are selected and MS0—MS3 have the same meaning as A0-A1 and SIZ0—SIZ1, where MS0 is A0, MS1 is A1, MS2 is SIZ0, and MS3 is SIZ1. If M/IN = 0 and B/LN = 0, Intel semantics are selected and MS0—MS3 have the same meaning as BE0#—BE3#, where MS0 is BE0#, MS1 is BE1#, MS2 is BE2#, and MS3 is BE3#. Figure 6-1 shows the signal information for all data accesses supported by the DSP3210. Also shown is the signaling supplied if M/IN = 0 and B/LN=1. 3-stated by ZN, AEN and 3-stated when BGACKN is negated.
CSN	Cycle Start (Output; Active low; 3-state). When asserted (low), this signal indicates the beginning of an external memory transaction. CSN may be used in DRAM memory designs to generate an early RAS signal. 3-stated by ZN and 3-stated when BGACKN is negated.
ASN	Address Strobe (Output; Active low; 3-state). When asserted (low), this signal indicates that the address (A2—31) and memory selects (MS0—MS3) are valid. When negated, this signal indicates that the memory transaction is complete. 3-stated by ZN and 3-stated when BGACKN is negated.
RW	Read/Write (Output; 3-state). The sense of the read/write signal is controlled by the R/WN bit in the PCW register, PCW[11]. If R/WN = 1, RW has the same semantics as R/W- in a Motorola 680x0. When high, a read transaction is indicated, and when low, a write transaction is indicated. If R/WN = 0, RW has the same semantics as W/R# in an Intel i386. When high, a write transaction is indicated, and when low, a read transaction is indicated. 3-stated by ZN and 3-stated when BGACKN is negated.

Bus Interface Signal Descriptions (continued)

Name	Description
LOCKN	Bus Lock (Output; Active Low; 3-state). When asserted (low), this signal indicates that the DSP3210 is requesting interlocked bus transactions. The LOCKN is asserted during the execution of a dolock instruction sequence. 3-stated by ZN and 3-stated when BGACKN is negated.
BLMN	Block Move (Output; Active Low; 3-state) BLMN and PBD share one pin. When pcw[15—14]=00, BLMN is selected. When asserted [low], BLMN indicates that the DSP3210 is starting to perform a quad-word block move operation. The BLMN is asserted each time during the doblock instruction sequence in which the two least significant word address lines, A2—A3, are 0 and at least four words remain to be transferred. 3-stated by ZN and 3-stated when BGACKN is negated.
PBD	Page Break Detect (Output; Active high; 3-state). BLMN and PBD share one pin. When pcw[15—14] = 01, 10, or 11, PBD is selected. When asserted [high], this signal indicates that the current external memory access is not on the same page as the previous external memory access. The page size is specified in the pcw register, pcw[4—6], and the default setting is 256 words. When a page size of 256 words is selected, sequential addressing break detection can also be enabled by pcw[7]. Used to achieve higher speed accesses to static column and page mode DRAMs or VRAMs. PBD is always asserted for the first transaction after the DSP3210 takes ownership of the bus. 3-stated by ZN and 3-stated when BGACKN is negated.

Data Type	Word Offset	Data Type Memory Selects												DSP3210 Write Data			
		M/IN=1 & B/LN=X				M/IN=0 & B/LN=0				M/IN=0 & B/LN=1							
		MS3	MS2	MS1	MS0	MS3	MS2	MS1	MS0	MS3	MS2	MS1	MS0	24—31	16—23	8—15	0—7
8-bit	0	0	1	0	0	1	1	1	0	0	1	1	1	A	A	A	A
8-bit	1	0	1	0	1	1	1	0	1	1	0	1	1	B	B	<u>B</u>	B
8-bit	2	0	1	1	0	1	0	1	1	1	1	0	1	C	<u>C</u>	C	C
8-bit	3	0	1	1	1	0	1	1	1	1	1	1	0	<u>D</u>	D	D	D
16-bit	0	1	0	0	0	1	1	0	0	0	0	1	1	B	A	<u>B</u>	A
16-bit	2	1	0	1	0	0	0	1	1	1	1	0	0	<u>D</u>	<u>C</u>	D	C
32-bit	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>D</u>	<u>C</u>	<u>B</u>	A
4-word	0	1	1	0	0	-†	-	-	-	-	-	-	-	<u>D</u>	<u>C</u>	B	A

† 4-word transfers are also signaled with the BLMN pin.

Write Data Key:

A = logical write data D0—7 with little endian byte ordering.

B = logical write data D8—15 with little endian byte ordering.

C = logical write data D16—23 with little endian byte ordering.

D = logical write data D24—31 with little endian byte ordering.

Underline indicates logical position for write data for little endian byte ordering.

Bold indicates logical position for write data for big endian byte ordering.

Figure 6-1 External Memory Select Signaling and Write Data Duplication

Bus Interface Signal Descriptions (continued)

Name	Description
AEN	Address Enable (Input; Active Low). AEN and MRN share one pin. When $\text{pcw}[12] = 1$, AEN is selected. When asserted (low), AEN enables the address bus, A2—31, and memory selects, MS0—MS3, and when negated, AEN tristates same (Note that ZN and BGACKN take precedence over AEN). AEN, along with DEN, can be used to multiplex the address bus and data bus.
MRN	Read Strobe (Output; Active low; 3-state). AEN and MRN share one pin. When $\text{pcw}[12] = 0$, MRN is selected. MRN is asserted (low) during read transactions to indicate that data may be placed on the data bus (D0—D31). MRN is typically used in SRAM memory designs as an output enable. 3-stated by ZN and 3-stated when BGACKN is negated.
DEN	Data Enable (Input; Active Low). DEN and MWN share one pin. When $\text{pcw}[12] = 1$, DEN is selected. When asserted (low), this input enables the data bus (D0—D31) during write transactions (Note that ZN takes precedence over DEN). DEN, along with AEN, can be used to multiplex the address bus and data bus.
MWN	Write Strobe (Output; Active low; 3-state). DEN and MWN share one pin. When $\text{pcw}[12] = 0$, MWN is selected. MWN is asserted (low) during write transactions and data setup and hold times are provided around its rising edge. MWN is typically used in SRAM memory designs as a write enable. 3-stated by ZN and 3-stated when BGACKN is negated.
SRDYN	Synchronous Ready (Input; Active Low). Indicates that a synchronous data transfer is complete. When asserted, the DSP3210 completes the current transaction. This is a synchronous input and setup and hold times with respect to CKI must be met for reliable operation. SRDYN is used in conjunction with BERRN and BGN to signal bus errors, retry, and relinquish-retry operations.
BERRN	Bus Error (Input; Active Low). Indicates that the data transfer is invalid. It is used in conjunction with SRDYN and BGN to indicate that a retry, relinquish/retry, or bus error exception should be taken. A bus error causes the processor to proceed to an exception handler. Refer to Section 6.4 - Bus Error for the encoding and assertion results for SRDYN, BGN and BERRN. This is a synchronous input and setup and hold times with respect to CKI must be met for reliable operation.
DLE	Data Latch Enable (Input; Active High). When asserted (high), this input enables data on the data bus (D0—D31) into the input latch. DLE is provided to simplify the design for a DSP3210 communicating on a system bus operating asynchronously from the DSP3210.

6.2 Processor Control Word

The Processor Control Word, pcw, is a 16-bit internal register that can be read or written using selected CA Data Move Instructions, such as $\text{pcw} = \text{r1}$. The pcw register is used to configure the external memory wait-states in partitions A and B, the page size for generating the page break detect (PBD), the memory map, the byte ordering, and the signaling supplied for external memory interfacing. Figure 6-2 shows the bit encoding of the pcw register. By writing a one in Bit 13 with a program, the value loaded into the pcw register can be locked so that programs do not inadvertently change its value. The effect of writing this bit is cleared when the processor is reset or when an error exception is taken. $\text{pcw}[10\text{--}13]$ are loaded with the logic values applied to pins BIO[7:4], respectively. The remaining pcw register bits are set or cleared by reset as shown.

Bit	15	14	13	12	11	10	9	8	7	6 5 4	3	2	1	0
Field	P/BN	BR _C	D/SN	R/WN	C/PN	M/IN	B/LN	SBD	PBD	WB	WA			


Processor Control Word Bit Encoding
 Bit 15: P/BN (Page Break Detect). If set to one, the processor will generate a page break detect signal to the external memory when the current page boundary is reached. This bit is also used to enable the page break detect function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the page break detect function will not work correctly.
 Bit 14: BR_C (Byte Reversal Control). If set to one, the processor will reverse the byte order of data read from memory. This bit is also used to enable the byte reversal function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the byte reversal function will not work correctly.
 Bit 13: D/SN (Data Size/Negotiation). If set to one, the processor will negotiate the data size with the external memory. This bit is also used to enable the data size negotiation function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the data size negotiation function will not work correctly.
 Bit 12: R/WN (Read/Write Negotiation). If set to one, the processor will negotiate the read/write operation with the external memory. This bit is also used to enable the read/write negotiation function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the read/write negotiation function will not work correctly.
 Bit 11: C/PN (Cache/Processor Negotiation). If set to one, the processor will negotiate the cache/processor operation with the external memory. This bit is also used to enable the cache/processor negotiation function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the cache/processor negotiation function will not work correctly.
 Bit 10: M/IN (Memory/Invalidate). If set to one, the processor will invalidate the memory when the current page boundary is reached. This bit is also used to enable the memory invalidation function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the memory invalidation function will not work correctly.
 Bit 9: B/LN (Byte Length). If set to one, the processor will generate a byte length signal to the external memory when the current page boundary is reached. This bit is also used to enable the byte length function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the byte length function will not work correctly.
 Bit 8: SBD (Software Break Detect). If set to one, the processor will generate a software break detect signal to the external memory when the current page boundary is reached. This bit is also used to enable the software break detect function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the software break detect function will not work correctly.
 Bit 7: PBD (Page Break Detect). If set to one, the processor will generate a page break detect signal to the external memory when the current page boundary is reached. This bit is also used to enable the page break detect function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the page break detect function will not work correctly.
 Bits 6, 5, and 4: WB (Write Back). These three bits are loaded with the logic values applied to pins BIO[7:4] when the processor is reset. They are used to control the write back operation of the processor.
 Bit 3: WA (Wait Address). If set to one, the processor will wait for the address signal to be valid before starting the memory access. This bit is also used to enable the wait address function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the wait address function will not work correctly.
 Bits 2 and 1: WB (Write Back). These two bits are loaded with the logic values applied to pins BIO[7:4] when the processor is reset. They are used to control the write back operation of the processor.
 Bit 0: WA (Wait Address). This bit is also used to enable the wait address function when the page size is set to 16KB. When this bit is set, the page size must be 16KB or larger. If the page size is smaller than 16KB, the wait address function will not work correctly.

Bit(s)	Field	Function																											
1,0	WA	These bits configure the number of wait-states that are generated for transactions in partition A. Set to {1,1} on reset. <table border="1" style="margin-left: 20px;"> <tr><td><u>pcw 1.0</u></td><td>00</td><td>0-or-more wait-states</td></tr> <tr><td></td><td>01</td><td>1-or-more wait-states</td></tr> <tr><td></td><td>10</td><td>2-or-more wait-states</td></tr> <tr><td></td><td>11</td><td>3-or-more wait-states</td></tr> </table>	<u>pcw 1.0</u>	00	0-or-more wait-states		01	1-or-more wait-states		10	2-or-more wait-states		11	3-or-more wait-states															
<u>pcw 1.0</u>	00	0-or-more wait-states																											
	01	1-or-more wait-states																											
	10	2-or-more wait-states																											
	11	3-or-more wait-states																											
3,2	WB	These bits configure the number of wait-states that are generated for transactions in partition B. Set to {1,1} on reset. <table border="1" style="margin-left: 20px;"> <tr><td><u>pcw 3.2</u></td><td>00</td><td>0-or-more wait-states</td></tr> <tr><td></td><td>01</td><td>1-or-more wait-states</td></tr> <tr><td></td><td>10</td><td>2-or-more wait-states</td></tr> <tr><td></td><td>11</td><td>3-or-more wait-states</td></tr> </table>	<u>pcw 3.2</u>	00	0-or-more wait-states		01	1-or-more wait-states		10	2-or-more wait-states		11	3-or-more wait-states															
<u>pcw 3.2</u>	00	0-or-more wait-states																											
	01	1-or-more wait-states																											
	10	2-or-more wait-states																											
	11	3-or-more wait-states																											
6-4	PBD	These bits configure the page size for asserting the page break detect (PBD) signal. A2—A9 are always masked, A17—A31 are always unmasked, A10—A16 masking is controlled by the PBD field when comparing the last address to external memory. Set to {0,0,0} on reset. <table border="1" style="margin-left: 20px;"> <tr><td><u>pcw 6.5.4</u></td><td><u>Page Size</u></td><td><u>DRAM size</u></td></tr> <tr><td>000</td><td>256 words</td><td>64k x n</td></tr> <tr><td>001</td><td>512 words</td><td>256k x n</td></tr> <tr><td>010</td><td>1K words</td><td>1M x n</td></tr> <tr><td>011</td><td>2K words</td><td>4M x n</td></tr> <tr><td>100</td><td>4K words</td><td>16M x n</td></tr> <tr><td>101</td><td>8K words</td><td>64M x n</td></tr> <tr><td>110</td><td>16K words</td><td>256M x n</td></tr> <tr><td>111</td><td>32K words</td><td>1G x n</td></tr> </table>	<u>pcw 6.5.4</u>	<u>Page Size</u>	<u>DRAM size</u>	000	256 words	64k x n	001	512 words	256k x n	010	1K words	1M x n	011	2K words	4M x n	100	4K words	16M x n	101	8K words	64M x n	110	16K words	256M x n	111	32K words	1G x n
<u>pcw 6.5.4</u>	<u>Page Size</u>	<u>DRAM size</u>																											
000	256 words	64k x n																											
001	512 words	256k x n																											
010	1K words	1M x n																											
011	2K words	4M x n																											
100	4K words	16M x n																											
101	8K words	64M x n																											
110	16K words	256M x n																											
111	32K words	1G x n																											
7	SBD	This bit enables(1)/disables(0) sequential address break detection and can be used with a page size of 256 only. Set to one on reset.																											
8	B/LN	Configures the byte ordering. If 0, little endian byte ordering is selected. If 1, big endian byte ordering is selected. Set to one on reset.																											
9	M/IN	Configures the MS0—MS3 pins. If 0, Intel style signaling is selected. If 1, Motorola style signaling is selected. Set to one on reset.																											
10	C/PN	Selects between one of two memory maps. If 1, μComputer mode is selected and on-chip memory is at location zero. If 0, μProcessor mode is selected and external memory is at location zero. Reset value based on the state of bio[7] during reset.																											
11	R/WN	Configures the RW pin. If 0, RW pin is active high for write transactions. If 1, RW pin is active high for read transactions. Reset value based on the state of bio[6] during reset.																											
12	D/SN	Configures the operation of pins AEN/MRN and DEN/MWN. If 0, SRAM interface signaling selected (MRN and MWN). If 1, DRAM system bus interface signaling selected (AEN and DEN). Reset value based on the state of bio[5] during reset.																											
13	BRC	Reset value based on the state of bio[4] during reset. Controls Boot ROM routine. Also, when written with a one, modification of the pcw is disabled.																											
15—14	P/BN	Configures the PBD/BLMN signal. Set to {0,0} on reset. <u>pcw 15.14</u> 00 BLMN is selected 01 PBD is selected; addresses to partition A are monitored. 10 PBD is selected; addresses to partition B are monitored. 11 PBD is selected; addresses to partitions A and B are monitored.																											

Figure 6-2 PCW Register Encoding

6.3 Standard Bus Cycles

The DSP3210 inherently supports synchronous bus cycles. Synchronous bus cycles are completed by handshaking using the SRDYN signal. The point in the transaction at which SRDYN is observed can be altered by configuring the pcw register for zero-, one-, two-, or three-or-more wait-states. The number of wait-states inserted is the longer of the number programmed or the number added using handshaking. The operation of the bus is summarized in Figure 6-3. Sections 6.3.1 to 6.3.5 walk through the operation of the standard bus cycles available in the DSP3210. For the discussion, it assumes that bus error (BERRN) is not asserted and that pcw[9] is configured for SRAM signaling (MRN and MWN).



INPUTS		STATES	
0	Zero programmed wait-states	I	Idle State (Initial State)
1	One programmed wait-state	S0	Initial Bus Cycle State
2	Two programmed wait-states	S1	First Programmed Wait-state
3	Three programmed wait-states	S2	Second Programmed Wait-state
M	External Memory request asserted	S3	Third Programmed Wait-state
B	Bus Grant (BGN) asserted	E	End Cycle State
R	Synchronous Ready (SRDYN) asserted	B	Bus Grant State
X	Bus Error (BERRN) asserted	BR	Bus Relinquish State
XA	Error Exception Acknowledge	SR	Retry
•,+,#	Logical AND,OR, and NOT, respectively	X	Exception State

Figure 6-3 Bus Interface State Diagram

6.3.1 Read Transaction (0-or-more waits)

A read transaction configured with 0-or-more wait-states takes a minimum of two clock periods to complete. Each clock period consists of two phases, ϕ_0 and ϕ_1 . Wait-states repeat State E (see Figure 6-4).

- State S0 (ϕ_0): The address (A2—A31), the memory selects (MS0—MS3), the read/write signal (RW), and the page break detect (PBD/BLMN) are issued. The cycle start strobe (CSN) is asserted.
- State S0 (ϕ_1): The address strobe (ASN), and the read strobe (MRN) are asserted.
- State E (ϕ_0): CSN is negated.
- State E (ϕ_1): During phase 1, the synchronous ready line (SRDYN) is observed to indicate the end of the transfer. If SRDYN is high, a wait-state is inserted, and if it is low, the transfer is completed. At the end of the transfer, the DSP3210 samples the data bus (D0—D31), and ASN and MRN are negated.

6.3.2 Synchronous Write Transaction (0-or-more waits)

A write transaction configured with 0-or-more wait-states takes a minimum of two clock periods to complete. Each clock period consists of two phases, ϕ_0 and ϕ_1 . Wait-states repeat State E (see Figure 6-4).

- State S0 (ϕ_0): The address (A2—A31), the memory selects (MS0—MS3), the read/write signal (RW), and the page break detect (PBD/BLMN) are issued. The cycle start strobe (CSN) is asserted.
- State S0 (ϕ_1): The address strobe (ASN), and the write strobe (MWN) are asserted.
- State E (ϕ_0): The CSN is negated, and data is enabled onto the external data bus (D0—D31).
- State E (ϕ_1): MWN is negated. During ϕ_1 , the synchronous ready line (SRDYN) is observed to indicate the end of the transfer. If SRDYN is high, a wait-state is inserted, and if it is low, the transfer is completed. At the end of the transfer, the DSP3210 3-states the data bus (D0—D31), and ASN is negated. Note that MWN is negated at the beginning of State E (ϕ_1) even if wait-states are inserted.

6.3.3 Read Transaction (1 to 3-or-more waits)

A read transaction configured with 1 to 3-or-more wait-states takes a minimum of three clock periods. States S2 and S3 are conditionally needed depending on the number of waits selected. External wait-states repeat State E. (see Figures 6-5 to 6-7).

- State S0 (ϕ_0): The address (A2—31), the memory selects (MS0—MS3), the read/write signal (RW), and the page break detect (PBD/BLMN) are issued. The cycle start strobe (CSN) is asserted.
- State S0 (ϕ_1): The address strobe (ASN), and the read strobe (MRN) are asserted.
- State S1 (ϕ_0): Entered only if two or three waits are selected .
- State S1 (ϕ_1): Entered only if three waits are selected.
- State S2 (ϕ_0): CSN is negated.
- State S2 (ϕ_1): During ϕ_1 , the synchronous ready line (SRDYN) is observed to indicate the end of the transfer. If SRDYN is high, a wait-state is inserted, and if it is low, the transfer is completed. At the end of the transfer, the DSP3210 samples the data bus (D0—D31), and ASN and MRN are negated.
- State S3 (ϕ_0):
- State S3 (ϕ_1):
- State E (ϕ_0):
- State E (ϕ_1):

6.3.4 Write Transaction (1 to 3-or-more waits)

A write transaction configured with 1 to 3-or-more wait-states takes a minimum of three clock periods to complete. States S2 and S3 are conditionally needed depending on the number of waits selected. External waits repeat State E (see Figures 6-5 to 6-7).

- State S0 (ø0): The address (A2—31), the memory selects (MS0—MS3), the read/write signal (RW), and the page break detect (PBD) are issued. The cycle start strobe (CSN) is asserted.
- State S0 (ø1): The address strobe (ASN), and the write strobe (MWN) are asserted.
- State S1 (ø0):
- State S1 (ø1):
- State S2 (ø0): Entered only if two or three waits are selected. If two or three waits are configured, data is enabled onto the data bus (D0—D31).
- State S2 (ø1):
- State S3 (ø0): Entered only if three waits are selected.
- State S3 (ø1):
- State E (ø0): CSN is negated. If one wait is configured, data is enabled onto the external data bus (D0—D31).
- State E (ø1): MWN is negated. During phase 1, the synchronous ready line (SRDYN) is observed to indicate the end of the transfer. If SRDYN is high, a wait-state is inserted, and if it is low, the transfer is completed. At the end of the transfer, the DSP3210 3-states the data bus (D0—D31), and ASN is negated. Note that MWN is negated at the beginning of State E (ø1) even if additional wait-states are inserted.

6.3.5 Idle State

An idle bus state is one clock period long. All control strobes, CSN, ASN, MRN, and MWN, are in their negated state. The RW signal signifies a read. The PBD retains its state from the previous bus cycle. The address bus A2—31 will reflect the address of internal memory accesses if they were initiated in the previous processor state. The MS0—MS3 signals will be high.

6.4 Bus Error

The DSP3210 bus protocol expects the assertion of SRDYN to terminate a bus cycle. If the bus cycle encounters an error condition, external circuitry can:

- request the DSP to retry the transaction
- defer the retry by causing the processor to relinquish the bus
- terminate the transaction and cause the processor to enter an exception handler

These actions are signaled via the BGN, BERRN, and SRDYN pins. Table 6-1 shows the action taken by the DSP for all signal conditions.

Table 6-1 BGN-BERRN-SRDYN Codes and Results

BGN	BERRN	SRDYN	Result
0	0	0	Retry bus transaction immediately
1	0	0	Defer retry, relinquish bus immediately
x	0	1	Terminate transaction and take bus error exception.
x	1	0	Normal termination.
x	1	1	Insert wait-state.




Figure 6-4 Bus Protocol (0-or-more wait-states)




Figure 6-5 Bus Protocol (1-or-more wait-states)




Figure 6-6 Bus Protocol (2-or-more wait-states)




Figure 6-7 Bus Protocol (3-or-more wait-states)

6.4.1 Bus Error Operation

A bus error protocol is signaled to the DSP3210 by the bus error pin, BERRN, in conjunction with SRDYN. The two actions that the DSP can be instructed to take are retry or error exception (stop normal processing and vector to the bus error exception handler, see 7.3 Exception Processing). A retry bus cycle is initiated in the following clock cycle using the same transaction information. Multiple retries can occur if transactions that are retried encounter the retry code when completing. Negating BGN while asserting BERRN and SRDYN provides a relinquish and retry operation where the retry cycle will commence when the DSP regains the bus. When the bus error exception code is detected (BERRN asserted and SRDYN negated), the current bus cycle is terminated, outstanding fetches are invalidated, and the processor proceeds to the exception handler.

Figure 6-8 is a timing diagram of a retry operation.




Figure 6-8 Read Cycle Retry

6.5 Bus Arbitration

The DSP3210 shares the external memory interface bus through a request/acknowledge protocol. Bus arbitration is the protocol used by the DSP3210 to become the bus master. An external arbiter controls the arbitration process, and the DSP is a slave device and gains access to the bus by requesting ownership of the bus. The bus arbiter is responsible for assigning priorities to the devices sharing the bus and granting devices the bus.


The three signals associated with the bus arbitration are bus request (BRN), bus grant (BGN), and bus grant acknowledge (BGACKN).

BRN	Bus Request (Output; Active low; 3-state). When asserted, this signal indicates that the DSP needs to perform an external memory transaction. BRN is negated when there are no further transactions pending. BRN is asserted even if the DSP has ownership of its bus interface. BRN is asserted during a relinquish-retry operation until the retry cycle commences. BRN is asserted throughout an interlocked sequence of bus cycles (see Section 6.6.2 Interlocked Bus Cycle Indicator). BRN can be asserted in advance of DMA cycles of the DMA controller (see Section 9.2 DMA Controller). 3-stated by ZN.
BGN	Bus Grant (Input; Active low). When asserted, this signal indicates to the DSP that it has been granted ownership of the bus. When negated, the DSP will relinquish the bus at the completion of the current bus transaction. BGN is a synchronous input and setup and hold times with respect to CKI must be met for reliable operation. For single bus master systems BGN should be tied low so that there is no arbitration overhead. BGN along with BERRN are used to support a relinquish and deferred retry bus cycle.
BGACKN	Bus Grant Acknowledge (Output; Active low; 3-state). When asserted, this signal indicates that the DSP has acknowledged the bus grant and is driving the external memory interface. When negated, it indicates that the DSP external memory interface is in the high-impedance state. 3-stated by ZN.

6.5.1 Bus Arbitration Operation

When the DSP does not have ownership of the bus, it can execute from its internal memory until accesses to the external memory are needed. At that point, the DSP requests ownership of the bus by asserting the BRN. The arbiter responds to the bus request by asserting the bus grant pin of the DSP, BGN. The DSP acknowledges the grant by asserting the bus grant acknowledge, BGACKN and driving the external memory interface pins. Note that when the DSP3210 takes ownership of the bus the first transaction is always signaled as a page break. When the DSP has no more pending bus cycles the DSP negates BRN. When the external arbiter negates BGN, any on-going external memory transaction is completed before the DSP relinquishes the bus by placing all output and biputs associated with the external memory interface bus in the high-impedance state and negating BGACKN. The signals affected by bus arbitration are indicated in Table 5-3 Signal Summary.

Figure 6-9 is a timing diagram illustrating an example of bus arbitration activity.



† The signal is dependent on whether it is a read or a write cycle.

Figure 6-9 Bus Arbitration Example

6.5.2 DSP3210 BRN Functional Timing

This section contains examples of BRN functional timing, that is the state of BRN for various sequences of external memory access sequences.

- 1) Instruction Fetch or doblock (one ext. access per instr. cycle):

State	0	1	2	3	0	1	2	3	0	1
Address	Ext	-	-	-	Ext	-	-	-	Ext	-
Bus Intf.		S0	E			S0	E			S0


BRN

- 2) Instruction Fetch or doblock (one ext. access per instr. cycle; one prog. wait):


State	0	1	2	W	3	0	1	2	W	3
Address	Ext	-	-	-	-	Ext	-	-	-	-
Bus Intf.		S0	S1	E			S0	S1	E	

BRN


3) Instruction and Y Fetch (two ext. non-back-to-back accesses per instr. cycle):




4) Instruction and X Fetch (two ext. back-to-back accesses per instr. cycle):




5) Four ext. accesses per instr. cycle:



6) Request/Grant:



7) Relinquish/Retry:



6.6 Special Interface Capabilities

The DSP3210 has special features that increase system design flexibility. These features improve memory access performance and minimize the number of components necessary when the DSP3210 is being used on an asynchronous and/or multiplexed system bus. The features are implemented with the pins PBD/BLMN, LOCKN, AEN, DEN, and DLE. AEN, DEN, and DLE operate asynchronously with respect to the rest of the external memory interface. Descriptions of these signals is provided in Section 6-1 Bus Interface Signal Descriptions.

6.6.1 Page Break Detect Indicator

The page break detect signal can be used to increase system performance in systems using DRAMs or VRAMs. Bits 4—7 and 14—15 of the pcw register are used to configure the page break detect signal. Bits 4—6 define the page size of the memory device. See Figure 6-2 PCW Register for page size settings. Page sizes can be selected that correspond to DRAMs from 64K to 1G and VRAMs with a 256 bit shift register.

Bits 14—15 define the address space for which page break detection is desired. Partition A, Partition B, or the entire external memory space can be selected as the region the page break detect is monitoring. Addresses outside the selected region are ignored and have no effect on the page break detect signal. This is useful when program and data are separated in different physical external memory devices and increased performance can be achieved by monitoring accesses to only one of the partitions. The page break pin is asserted when an access to the monitored external memory space is not to the same page as the previous access to the monitored external memory space.

Bit 7 is used when the page size is 256 words to enable detection of sequential addressing breaks. This is useful when using VRAMs where data must be read/written sequentially in order to maximize performance. If the next address is not the next word address, $A(N+1) \neq A(N) + 4$, then a sequential addressing break is detected and the page break pin is asserted.

On reset, the page break detect pin is configured to convey BLMN information. This signal will be negated (logic high) which also can be viewed as signaling a page break until the pcw register is set with the appropriate value. The page break is always asserted when the DSP3210 regains bus mastership even if the access is to the same page as the previous external access. Similarly, the page break detect is asserted on the retry of a relinquish-retry operation.

6.6.2 Interlocked Bus Cycle Indicator

The DSP3210 provides a signal, LOCKN, to indicate that it expects to maintain ownership of the bus for one or more additional bus transactions. The LOCKN signal is asserted during the execution of a **dolock** instruction sequence. The bus request pin, BRN, is also asserted for the duration of the dolock instruction sequence. This can be used to perform secure semaphore updates in shared memory systems by emulating a read-modify-write operation within the **dolock** sequence. These instruction sequences are typically not repeated but the structure does allow for it. Interrupts and DMA are disabled during the dolock sequence.

Up to 128 in-line instructions can be encompassed by the dolock indicators, therefore complex and arbitrary bus interlocked sequences can be performed at an overhead of one instruction cycle to execute the dolock instruction. The LOCKN indicator is asserted during the Operand Fetch cycle of the instruction pipeline (see Figure 7-1A Pipeline for a Single DA Instruction). It is not intended that DA instructions with Z-field writes be used in interlocked sequences because the LOCKN indicator will be negated before the write is performed, but four nops following the last DAU write will accomodate their use. Note that CA instruction read and write operations are always generated during the Operand Fetch cycle.

In the following example, instructions I1 to I3 are used to perform a test and set operation. Instructions I4 and I5 are subsequent instructions that cause the processor to branch.

```
I1    dolock 1,0          /* Assert LOCKN and disable interrupts and DMAs for the
                           following two instructions Operand Fetch cycles */
I2    r1=*r2              /* Loading r1 will set the n and z flags for the operand pointed
                           to by r2 */
I3    *r2=r3              /* r3 contains the flag value to be written back */
I4    if(eq) pcgoto czero /* Flags corresponding to the value in r1 can be tested here */
```

I5 **nop**

If both instruction and operand accesses were to external memory, the activity and the extent of the assertion of the LOCKN pin for the above sequence of instructions would be:

<u>Access</u>	<u>LOCKN</u>	<u>Comment</u>
I1	1	Fetch dolock 1,0
I2	1	Fetch r1=*r2
I3	1	Fetch *r2=r3
OI2	0	Read operand for I2, *r2
I4	0	Fetch I4
OI3	0	Write operand for I3, *r2
I5	1	Fetch I5

6.6.3 Quad-word Block Move Indicators

A block move is a programmed transfer of a block of data from one location in memory to another location in memory. It is used to move blocks of data from external memory to the DSP3210 internal memory or from the DSP3210 internal memory to external memory. The DSP3210 provides two methods of signaling a quad-word block move operation. When Motorola signaling is selected ($pcw[9] = 1$), a quad-word transfer is signaled the same as a 68040 burst-inhibited line read. The first word of a group of four words to be transferred sets the MS3—MS2 pins to 11. The remaining three words to be transferred set the MS3—MS2 pins to 00. Secondly, the BLMN pin will be asserted for the first word of the group of four words when selected. The PBD/BLMN pin is selected to be BLMN by setting $pcw[15—14] = 00$. It is the responsibility of the external bus arbiter to grant the bus to the DSP3210 for the duration of the quad-word transfer.

The instruction sequence used to perform block moves is a **doblock** instruction followed by the DA instruction, $a0=(Z=Y)*a0$, in which the Y operand is written back to memory performing one memory-to-memory transfer per instruction cycle. The dobblock loop is decomposed into atomic four word transfers that begin with an address with $A3—A2 = 00$ and sequence 01, 10, 11. When the do-loop count is four or more and the address has $A3—A2 = 00$, the start of an atomic quad-word transfer is detected. Interrupts and DMAs are disabled for the next three instruction cycles so that the quad-word transfer is not disrupted. Interrupts and DMA cycles are arbitrated between quad-word transfers. The address of the first read or write location does not have to be quadword aligned, nor does the number of iterations need to be a multiple of 4. Read or writes prior to the detection of a quad-word transfer are standard long word transactions. Reads or writes at the end of the loop when fewer than four words remain are also standard long word transactions.

Due to the DAU pipeline, when performing block moves to external memory, at least the last three words and up to as many as the last six words will not be able to be made into quad-word transfers. This is because the remaining block count is compared to the address during the Operand Fetch cycle of the instruction pipeline (See Figure 7-1A Pipeline for a Single DA Instruction). Also, while the last three words are being written subsequent instructions can be fetched invalidating the sequential addressing nature of a quad-word transfer. A block move to external memory should always be followed by three instructions that do not have Z-writes before a subsequent block move is initiated.

The following dobblock loop performs a block move of $r3 + 1$ words:

```

doblock r3          /* Repeat the following instruction r3 + 1 times */
a0= (*r2++=*r1++)*a0 /* Note that this instruction is cached on-chip; the r1 pointer is to the
                           source, and the r2 pointer is to the destination */
3*nop              /* Three instructions must be executed between block moves to
                           external memory in order to clear the pipe */

```

Figure 6-10 shows the timing for the bus interface signals for a quad-word transfer from external memory to internal memory. It consists of four consecutive read cycles. Even though the DSP3210 has a bus bandwidth of two words per instruction cycle, when using this type of instruction, it can accept data at one word per instruction cycle. Therefore, two idle states are observed between each bus transaction.




Figure 6-10 Quad-word Block Move Timing

6.6.4 Multiplexed Address and Data Bus

To use the DSP3210 in a multiplexed address and data bus system, AEN and DEN must be used. Basically, an external state machine should control when the address is enabled/disabled for read and write operations, and control when the data is disabled/enabled for write operations. Figure 6-11 shows an example of the timing for a multiplexed address and data bus. AEN and DEN operate asynchronously to the DSP3210 bus protocol. See Section 12 Electrical Characteristics for timing specification for AEN and DEN.




Figure 6-11 Multiplexing the Address Bus and Data Bus

6.6.5 Use of the Data Latch Enable

The data latch enable pin, DLE, allows read data to be latched by the DLE signal, instead of the DSP3210 clock. This simplifies the interface of the DSP3210 to a system bus that is synchronous with respect to the bus clock, but asynchronous with respect to the DSP3210 clock.

DLE is the gate input of a transparent latch that is between the external data bus and the read data latch. When DLE is high, the latch is transparent, and when DLE makes a one-to-zero transition, the data bus is latched. The read data latch is clocked, as usual, by the falling edge of CKI, and the completion of transactions are signaled by SRDYN and BERRN. DLE only affects the latching of read data. When using DLE, data must meet setup and hold times with respect to DLE, not CKI. Figure 6-12 shows the timing for a read data transaction where the data is latched with DLE.




Figure 6-12 DLE Timing

Chapter 7

Processor States

CHAPTER 7. PROCESSOR STATES

7. PROCESSOR STATES.....	7-1
7.1 Normal Instruction Cycle.....	7-1
Figure 7-1A Pipeline for a Single DA Instruction	7-1
Figure 7-1B Full Pipeline for Multiple DA Instructions	7-1
7.2 Wait-states.....	7-1
Figure 7-2 Instruction Cycle with Conflict and External Wait-states.....	7-2
7.3 Direct Memory Access.....	7-2
Figure 7-3 DMA Cycle Timing	7-3
7.4 Wait-for-interrupt mode.....	7-3
7.5 Instruction Sequencing Exceptions	7-3
Figure 7-4 Processing Levels	7-4
Table 7-1 Priority of Exception Processing	7-5
Figure 7-5 Exception Vector Table	7-5
Table 7-2 emr Register Encoding.....	7-6
7.5.1 Interrupt Exceptions	7-6
Figure 7-6 Interrupt Exception Timing	7-7
7.5.1.1 Quick Interrupt	7-8
7.5.2 Error Exceptions	7-8
7.5.2.1 Double Error Exceptions.....	7-9
Table 7-3 Registers Affected by Error Exceptions Other Than Reset.....	7-9
Figure 7-7 Example of Error Exception Process	7-9
7.5.3 Description of Error Exception Sources.....	7-10
7.5.3.1 Bus Error.....	7-10
7.5.3.2 Illegal Opcode.....	7-10
7.5.3.3 Address Error	7-10
7.5.3.4 DAU Underflow/Overflow.....	7-10
7.5.3.5 NAN	7-11
7.5.4 Reset	7-11
Table 7-4 Registers Affected by Reset.....	7-11
7.5.4.1 Reset Timing	7-12
Figure 7-8A Power-On Initiates the Reset Sequence.....	7-12
Figure 7-8B RESTN Initiates the Reset Sequence.....	7-13

7. PROCESSOR STATES

This chapter describes the modes of operation of the DSP3210. The DSP3210 is equipped with advanced control features that improve performance and simplify system design. This chapter describes the normal instruction cycle, wait-states, direct memory access (DMA), exceptions (including reset, errors, and interrupts), and wait-for-interrupt (powerdown).

7.1 Normal Instruction Cycle

The DSP3210 has an instruction cycle rate of 1/4 the incoming clock frequency (CKI). Each instruction cycle is divided into four machine states, numbered 0-3, where one state equals one period of CKI. In a single instruction cycle, the DSP3210 can perform an instruction fetch, two operand fetches, and a write to memory. The DSP3210 can execute basically two types of instructions; CA instructions and DA instructions (see Section 4 Instruction Set). Each CA instruction can have up to two memory accesses: (1) memory read (I instruction), and (2) memory read or write (X-read, Y-write). Each DA multiply-accumulate instruction can have up to four memory accesses: (1) memory read (I instruction), (2) memory read (X operand), (3) memory read (Y operand), and (4) memory write (Z operand). Because the DAU is pipelined, the four accesses do not all occur in the same instruction cycle for a given instruction. Figure 7-1A shows when address and data are on the **internal address bus** and **internal data bus** for one DA instruction. Figure 7-1B illustrates a full pipe of sequential DA multiply-accumulate instructions. The subscripts refer to instruction numbers; instructions are fetched and executed in ascending order. For example, X₀ is the X operand for instruction number 0, and X₋₁ is the X operand for the instruction previous to instruction number 0.

	Instruction Cycle				Instruction Fetch				Instruction Decode				Operand Fetch				Multiply				Accumulate				Store			
	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
State	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
Address Bus	I					X	Y															Z						
Data Bus			I					X	Y												Z							

Figure 7-1A Pipeline for a Single DA Instruction

State	Cycle 0				Cycle 1				Cycle 2				Cycle 3				Cycle 4				Cycle 5		
	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	
Address Bus	I ₀	(3)	X ₋₁	Y ₋₁	I ₁	Z ₋₄	X ₀	Y ₀	I ₂	Z ₋₃	X ₁	Y ₁	I ₃	Z ₋₂	X ₂	Y ₂	I ₄	Z ₋₁	X ₃		Z ₀		
Data Bus			I		I ₀	Z ₋₄	X ₋₁	Y ₋₁	I ₁	Z ₋₃	X ₀	Y ₀	I ₂	Z ₋₂	X ₁	Y ₁	I ₃	Z ₋₁	X ₂	Y ₂	I ₄	Z ₀	X ₃

Figure 7-1B Full Pipeline for Multiple DA Instructions

$$X * Y + aN = aN = (z)$$

$$X_4 (Y=2)$$

7.2 Wait-states

The number of states that it takes for an instruction to complete is affected by the introduction of wait-states. Wait-states are introduced when resources required by the instruction are busy and the processor must wait in order to continue processing. There are two types of wait-states: conflict wait-states and external wait-states. Conflict wait-states arise when back-to-back memory requests are made to the same physical memory and the physical memory is either the Boot ROM/MMIO or the external memory. Conflict wait-states **do not** occur when accessing on-chip RAM, RAM0 or RAM1. External wait-states arise when the number of states required to access data in external memory is greater than two or when the DSP3210 is requesting an external memory transaction and it does not have ownership of its bus interface.

The DSP3210 has three physical memories; RAM0/RAM1, External Memory A/B and Boot ROM/MMIO. Some physical memories can introduce conflict wait-states because it takes two states to read or write them and addresses are issued every state. The two physical memories that have this property are the External Memory A/B and the Boot ROM/MMIO. The entire external memory space (Partition A and Partition B) is considered one physical memory, and the combined Boot ROM and Memory-mapped I/O space is considered one physical memory. Wait-states are invisible to the programmer except for their effect of decreasing performance in the DSP3210. However, throughput is degraded only incrementally by the insertion of a conflict wait-state because it is only 1/4 of an instruction cycle.

If external memory is slower than that allowed for zero wait-state operation (2 states), external wait-states are inserted. Also, if the external memory interface is not granted to the processor when an external memory access is required, wait-states are inserted until the bus is granted. Note again that throughput is degraded only incrementally by the insertion of external wait-states because each is only 1/4 of an instruction cycle.

Given the pipelined nature of this device, it is not immediately obvious what successive memory accesses are. Figure 7-1B shows that several DA instructions may be in various stages of execution during a single instruction cycle. To achieve full throughput, no two consecutive accesses can be made to the same physical memory that incurs wait-states. Thus, for example, if the X and Y operands for a given instruction are fetched from the external memory, one conflict wait-state will be inserted between cycle 0-state 3 and cycle 1-state 0. Similarly, if the result for instruction *I* is written to external memory and instruction *I + 4* is fetched from external memory, one conflict wait-state is inserted between cycle 1-state 1, and cycle 1-state 2.

Figure 7-2 shows the effect of conflict and external wait-states on the instruction cycle. In this example, the pipeline is full of DA instructions and all memory accesses are being directed to external memory. Instructions are in logical partition A with zero wait-states, and data is in logical partition B with one wait-state. Conflict wait-states are denoted as Wc, and external wait-states are denoted as WE. Even though there are wait-states, the entire bandwidth of the external memory port is utilized.

State	Cycle 0				Cycle 1									
	0	1	2	3	Wc	WE	0	Wc	WE	1	Wc	2	Wc	WE
Address Bus	I ₀		X-1	Y-1			I ₁			Z-4		X ₀		Y ₀
Data Bus				I ₀			Z-4			X-1		Y-1		I ₁
External Address Bus		I ₀	I ₀	X-1	X-1	X-1	Y-1	Y-1	Y-1	I ₁	I ₁	Z-4	Z-4	Z-4
External Data Bus			I ₀			X-1			Y-1		I ₁		Z-4	Z-4

Figure 7-2 Instruction Cycle with Conflict and External Wait-states


7.3 Direct Memory Access

External devices can access the on-chip memory in the DSP3210, as well as external memory, using direct-memory access (DMA). DMA transfers occur between the memory and the serial I/O port without processor intervention, i.e., using cycle-stealing where the DSP3210 waits for one instruction cycle while the DMA transfer occurs. Two on-chip DMA controllers support memory access via the serial input port and the serial output port.

When DMA is enabled, serial I/O (SIO) transfers occur between the input buffer (ibuf) register and memory and/or between memory and the output buffer (obuf) register without program intervention. The DMA control (dmac) register enables and configures serial I/O DMA activity (see 9.2 DMA Controller). The memory address pointers and the number of transfers to perform for input and output DMA are contained in the input pointer (idp), output pointer (odp), input transfer count (icnt), and output transfer count (ocnt) registers. The serial DMA facility is useful for multichannel applications so that input and output buffers for an entire frame of samples can be established in memory.

Figure 7-3 shows how instruction processing is suspended by the insertion of a DMA cycle. The row labelled IR represents the Instruction Register.

State	3	Cycle 0				DMA Cycle				Cycle 1			
		0	1	2	3	0	1	2	3	0	1	2	3
Address Bus		I1	Z-4	X0	Y0					I1	Z-3		
Data Bus	I0	Z-4			I1		X0	Y0		Z-3			I2
IR		I0	I0	I0	I0					I1	I1	I1	I1



Interrupt/DMA Arbitration and Prioritization

DMA Request Synchronization

Figure 7-3 DMA Cycle Timing

7.4 Wait-for-Interrupt Mode

The DSP3210 provides a wait-for-interrupt mode so that the power dissipation of the device is reduced when it is not performing data processing. The wait-for-interrupt mode is enabled by the execution of the instruction `waiti`. This instruction will cause the processor to enter continuous DMA-like cycles. If requested, DMA transfers are performed. When any unmasked interrupt exception is detected, the processor exits the wait-for-interrupt mode and executes the instruction following the `waiti` instruction before branching to the appropriate interrupt routine (interrupt processing may be initiated only after executing an instruction, not after a DMA cycle). Also, the wait-for-interrupt mode is terminated if an error exception is detected.

7.5 Instruction Sequencing Exceptions

The DSP3210 has four distinct instruction processing levels; Base level, Interrupt level, Error level, and Double Error level. Movement between any level is considered as an exception process. Base level instruction processing can be altered by the introduction of interrupt routines. Base level or Interrupt level instruction processing can be altered by the introduction of error handling routines. Error handling can be altered by the introduction of a double error. Figure 7-4 shows the processing levels in the DSP3210.

The DSP3210 handles interrupts using a continuation exception processing model. Single error conditions are handled using an abort exception processing model. Double error conditions are handled by stopping the DSP3210.

The continuation exception model means that the necessary processor context is saved so that when exception processing is completed, the processor can resume at the point where it left off. The abort exception model means that certain processor context is cleared and the current instruction cycle is aborted. The processor can not resume processing where it left off. Register information to locate the cause of the error is maintained so that debugging can be done (refer to Table 7-3). When a double error condition is recognized, the DSP3210 aborts the current instruction, stops, and signals the external system. At this point, the DSP3210 must be reset to start instruction processing.

Interrupt exception, DMA, and instruction processing decisions are accepted at each instruction cycle boundary. In fact, arbitration is done during state 1 in order to decide what to do in the following instruction cycle that starts in state 0. Also, interrupt exception, DMA, or instruction processing decisions are based on the highest priority activity concurrently being requested. Interrupt exceptions are the highest priority, and instruction processing is the lowest. If no interrupt exceptions are requested, then the processor will check to see if a DMA cycle is requested. If no DMA cycle is requested, then a normal instruction cycle is performed. When an interrupt condition is recognized, the DSP3210 saves the processor context in interrupt shadow registers, and the processor branches to the appropriate interrupt handling routine based on the source of the interrupt. When the interrupt routine executes an **ireturn** instruction, normal instruction processing is reinstated by using the context saved in the interrupt shadow registers.

Error exceptions are arbitrated on a state-by-state basis. The detection of an error condition will cause the processor to abort the instruction at its current point of execution; processor level and do-loop control information are reset, and DMA and interrupts are disabled. Table 7-1 shows the priority of exception processing. Exceptions have a fixed priority, but masking can be used to selectively enable desired exceptions. Error and interrupt masking is done in the exception mask register (emr). Instructions that lock out interrupts will not respond to an interrupt for the duration of the lock. Error exceptions can not be locked out, although some exceptions can be masked. When an error condition is recognized, the current instruction is aborted and the processor branches to the appropriate error debug handler based on the source of the error.

The DSP3210 supports a 16-entry exception vector table. Each entry is a pair of 32-bit words starting at the location specified in the exception vector table pointer (evtp) register, r22. On reset, the evtp register is cleared to zero. To branch to the exception handling routine, the processor multiplies the vector number by eight to determine the offset. It adds the offset to the address in the exception vector table pointer (evtp) to obtain the memory address of the exception vector. A branch instruction using this address is executed followed by a nop. Figure 7-5 shows the layout of the exception vector table.

Only the initial reset vector is fixed in the DSP3210's memory map (evtp = address 0 on reset). When modifying the location of the vector table, the new table entries must be established starting at the new base address. Then, the evtp pointer is changed to point to the new base address, and then interrupts are enabled in the emr register. The layout of the emr is shown in Table 7-2.




Figure 7-4 Processing Levels

Table 7-1 Priority of Exception Processing

Type	Maskable	Description
Errors		Abort exception model
Reset	No	Highest priority error condition
Bus Error	No	
Illegal opcode	No	
Reserved	No	
Address Error	Yes	
DAU Overflow/Underflow	Yes	
NAN	Yes	
Reserved	Yes	Lowest priority error condition
Interrupts		Continuation exception model
External Interrupt 0	Yes	Highest priority interrupt condition
Timer	Yes	
Reserved	Yes	
SIO Input Buffer	Yes	
SIO Output Buffer	Yes	
SIO DMA Input Frame	Yes	
SIO DMA Output Frame	Yes	
External Interrupt 1	Yes	Lowest priority interrupt condition




Figure 7-5 Exception Vector Table

Table 7-2 emr Register Encoding

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3 2 1	0
Field	EXT1	OFRM	IFRM	OBE	IBF	RES	TIMER	EXT0	RES	NAN	U/V	AERR	RES	SL

Each bit in this register corresponds to one of the maskable sources for an exception. A value of 1 in a position enables the corresponding interrupt source; a value of 0 disables the source. On reset all bits are set to 0 (zero).

Bit(s)	Field	Function	Priority
0	SL	If 1, select processor level to be visible on IACK[1—0]. Encoding: 00 - Base level 01 - Interrupt level 10 - Error level 11 - Double error level	—
1—3		Reserved	—
4	AERR	Addressing Error	Highest
5	U/V	DAU Underflow/Overflow	
6	NAN	IEEE NAN	
7		Reserved	
8	EXT0	Interrupt pin 0 (IR0N) request	
9	TIMER	TIMER counted to zero	
10		Reserved	
11	IBF	SIO input buffer full	
12	OBE	SIO output buffer empty	
13	IFRM	SIO input DMA frame complete	
14	OFRM	SIO output DMA frame complete	
15	EXT1	Interrupt pin 1 (IR1N) request	Lowest

7.5.1 Interrupt Exceptions

The DSP3210 provides a single-level interrupt facility and can respond to eight sources, five internal, two external, and one reserved. The interrupts are prioritized and are individually maskable via the exception mask register, emr. The emr is a 16-bit register with one maskbit for each maskable exception source (see Figure 7-5).

Interrupt exceptions are handled using a continuation exception model. This means that when an interrupt is recognized, the DSP3210 will maintain a copy of all user-invisible state information necessary to gracefully break the execution pipeline, execute a program in response to the interrupt request, and then restore the previous pipeline, without having to restart the instruction. A shadow image of relevant state and control information is stored in shadow registers. All shadow registers are invisible to the programmer's model except for the pcsh, the program counter shadow register. The pcsh register may be examined by the programmer (when examined during the interrupt routine it points to the memory location to be fetched when exiting the interrupt routine; when examined during base-level processing it contains the same value as the pc).

The first step of interrupt exception processing is the recognition of the interrupt. When one-or-more unmasked interrupts are present, the highest priority interrupt is recognized. The following set of events happen:

- 1) the DSP3210 automatically saves the state of the machine that is invisible to the programmer (do loop status information, ...), as well as, the DAU accumulators, a0—a3 (including guard bits), and the dauc register in interrupt shadow registers,
- 2) the program counter value for the instruction to be fetched after returning from the interrupt is saved in the pcsh register,
- 3) interrupts are disabled.

The second step of interrupt exception processing is branching to the appropriate interrupt handling routine. To do this the following set of events happen:

- 1) the exception vector is multiplied by 8 to obtain the table offset,
- 2) the offset is added to the address in the exception vector table pointer by the instruction **goto evtp + offset** to obtain the memory address of the exception entry and the branch is executed,
- 3) the goto is followed by a **nop** to account for branch latency.

Internal states that are visible to the programmer (other than the DAU accumulators, a0—a3) and used in the interrupt level must be saved and restored by the interrupt service routine.

The last step of interrupt exception processing is returning to the base processing level. This is done by execution of the ireturn instruction. The ireturn instruction:

- 1) restores the state of the machine that is not visible to the user, as well as a0—a3 and the dauc register,
- 2) fetches the instruction pointed to by the pcsh register,
- 3) causes the next instruction to be executed to come from the instruction shadow register (irsh),
- 4) re-enables interrupts.

Three instructions are not interruptible:

—CAU register load from memory or I/O register, or register load from memory
e.g. **rD = *rS** or **rD = ior1** or **ior1 = *rs**

—Branch instructions, including goto, conditional goto, call and return
e.g. **goto rN**

—Stack pointer increment/decrement,
e.g. **sp = (long) sp++**

Figure 7-6 shows an example of the interrupt exception process. The row labelled IRSH represents the Instruction Shadow Register.

	I0				goto evtp + N				nop				Interrupt Service Routine	ireturn				I1					
State	3	0	1	2	3	0	1	2	3	0	1	2	3	0	3	0	1	2	3	0	1	2	3
Address Bus		I1		Xo	Yo		Z-3			I10										I2			
Data Bus	I0					Z-3	Xo	Yo						I10									I2
IR		I0	I0	I0	I0	goto evtp + p				nop					I1N	I1N	I1N	I1N	I1	I1	I1	I1	
IRSH		I0	I0	I0	I0	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	I1	

↑
↑
Interrupt Arbitration and Prioritization
Interrupt Request Synchronization

Figure 7-6 Interrupt Exception Timing

7.5.1.1 Quick Interrupt

Each entry in the exception vector table may contain instructions. In general, these may be used for a goto and the delayed branch latent instruction. Alternatively, by using these two locations (and any entry pair following this that are not being used) for instructions, an interrupt routine with an overhead of three instruction cycles can be performed. An example of a quick interrupt operation performed by the DSP3210 while processing the instruction stream I1, I2, and I3 is shown below:

I1	/* Base level instruction #1 */
I2	/* Base level instruction #2 */
goto evtp + offset	/* overhead branching to interrupt */
nop	/* latent branch instruction */
IR1	/* useful interrupt routine instruction */
ireturn	/* no latent instruction executed after ireturn */
I3	/* Base level instruction #3 */

7.5.2 Error Exceptions

Error exceptions are handled using an abort exception model. The errors that can cause an error exception are a reset (power-on or RESTN asserted), bus error, illegal opcode, address error, DAU overflow or underflow, or the detection of a NAN on an IEEE to DSP32 format conversion. Error exception processing can be entered from the base level or from the interrupt level.

The first step of error exception processing is the recognition of the error. When one-or-more non-maskable errors are present or maskable errors are present and unmasked, the highest priority error is recognized. The following set of events happen:

- 1) the instruction currently executing is aborted
 - a) do-loops are terminated if active,
 - b) pending memory transactions are cancelled,
- 2) on-going memory transactions are completed (but the data is ignored),
- 3) DMA operations are disabled (wait-for-interrupt is accordingly terminated), and
- 4) interrupts are disabled.

The second step of error exception processing is to branch to the appropriate error handling routine. To branch to the exception handling routine:

- 1) the processor multiplies the exception vector number by eight to determine the offset,
- 2) the offset is added to the address in the exception vector table pointer (evtp) by the instruction **call evtp + offset (r20)** to obtain the memory address of the exception entry and the call is executed,
- 3) the pc is placed in r20, the error trace register, as a result of the call (the pc represents the address of the prefetched instruction),
- 4) the call instruction is followed by a **nop** to account for branch latency,

Figure 7-7 shows an example of the error exception process. In this example, an error is detected during state 1 of I0. I0 is aborted and the processor state is forced to state 3 for three clock cycles. This is referred to as the error state. Following the error state, the processor executes the call and nop instructions that vector it to the error handling routine. Table 7-3 shows the registers affected by error exceptions other than reset. Note that on a reset error exception, additional registers are cleared as described in 7.5.4 Reset.

The cause of the error exception is broken into two types; non-maskable errors, and maskable errors. When an error exception is taken, the type of error is recorded so that if subsequent errors occur, the processor can respond to them. If the processor is in the error level caused by a maskable error and another maskable error is detected, the error is ignored. If the processor is in the error level caused by a maskable error and a non-maskable error is detected, an error exception is taken to the non-maskable error source handler routine. If the processor is in the error level caused by a non-maskable error and another non-maskable error occurs, the processor executes a double error exception (see 7.5.3 Double Error Exceptions).

The error level processing state can be exited by a software reset of the processor. A software reset of the processor consists of 1) configuring control and data registers to their reset state or any other desired state, 2) resetting the error level to the base level via the **sfrst** instruction, and 3) branching to 0 or any other desired location. The sole function of the sfrst instruction is to change the processor level to the base level. Steps 1 and 3 are performed in software.

7.5.2.1 Double Error Exceptions

If during error exception processing of a maskable error or non-maskable error another maskable error is detected, the processor will ignore it. If during error exception processing of a maskable error a non-maskable error is detected, the processor will initiate another error exception. If during error exception processing of a non-maskable error another non-maskable error is detected, the processor will enter a double error exception. A double error exception will cause the processor to enter a state that can only be left by asserting the RESTN pin or powering down and powering up the DSP3210. The double error exception is signalled by the simultaneous assertion of IACK0 and IACK1.

Table 7-3 Registers Affected by Error Exceptions Other Than Reset

Register	Value	Comments
r20	Previous PC	Result of call evtp + VN*8 (r20).*
pc	evtp + EN*8	Result of call evtp + VN*8 (r20).
tcon[0]	0	Timer decrementing is disabled.
dmac[0,4]	0	SIO DMA is disabled.
pcw[13]	0	Enable writing of pcw register.

* VN is the exception vector number.




Figure 7-7 Example of Error Exception Process

7.5.3 Description of Error Exception Sources

The next sections describe each error exception in detail. Reset is a special case of the error exception and is discussed in Section 7.5.4 Reset.

7.5.3.1 Bus Error

A bus error occurs when an external memory transaction is terminated with BERRN asserted and SRDYN deasserted. When this code is detected, the current bus cycle is terminated and outstanding fetches are invalidated (see 6.4 Bus Error).

7.5.3.2 Illegal Opcode

The opcode of the instruction is defined as the upper 6-bits of the instruction (31–26). Seven of the 64 possible opcodes are defined to be illegal.

	Bits 31–26	Bits 31–26
	Binary	Hex
1	0b000000	0x00
2	0b000001	0x01
3	0b000010	0x02
4	0b001111	0x0F
5	0b010110	0x16
6	0b010111	0x17
7	0b100010	0x22

7.5.3.3 Address Error

An address error occurs when a 32-bit word is addressed with an address not divisible by 4, or a 16-bit half-word is addressed with an address not divisible by 2.

7.5.3.4 DAU Underflow/Overflow

Overflow occurs if a DAU operation results in a number that exceeds the range of positive or negative numbers that are representable in the 40-bit format. An overflow occurs if the result is more positive than $2 - 2^{-31} \cdot 2^{127}$ or more negative than $-2 \cdot 2^{127}$. Underflow occurs if a DAU operation results in a number that is smaller than the range of positive or negative numbers that are representable in the 40-bit format. An underflow occurs if the non-zero result is more negative than $1 \cdot 2^{-127}$ and more positive than $-[1 + 2^{-31}] \cdot 2^{-127}$.

7.5.3.5 NAN

A NAN is detected in the IEEE to DSP32 floating-point conversion operation if the IEEE number is a NAN ($e = 255$ and $f \neq 0$ and $s = \text{don't care}$).

7.5.4 Reset

The DSP3210 provides two reset mechanisms, a power-on reset circuit and an external reset pin, RESTN. The following terminology is needed to define reset operation:

Power-on reset: The power-on reset circuit is active for the first 8 rising clock edges after power has been applied ($VDD \geq 3$ V) to the device and it puts the chip in the reset state. After 8 clock cycles, the logic level of RESTN controls DSP3210 operation. If RESTN is low, the DSP3210 remains in the reset state. If RESTN is high, the DSP3210 performs the reset sequence, and enters the base level processing state.

Reset state: The DSP3210 is in the reset state when the internal reset signal is asserted, initializing the internal states of the chip. In the reset state, external memory transactions, bus requests, wait-for-interrupt, and error or interrupt exception processing are immediately terminated. Internal registers that are affected during reset are shown in Table 7-4. This state is entered when either power-on reset is detected, or RESTN is asserted.

Reset Sequence: The reset sequence is the same as step two of the error exception process (see 7.5.1 Error Exceptions), and it consists of executing two internally generated instructions:

- (1) call evtp + 0 (r20)
- (2) nop.

Table 7-4 Registers Affected by Reset

Register	Value	Comments
evtp	0	Exception base address set to 0
r20	Previous PC	Result of call evtp + 0 (r20)
pc	0	Result of call evtp + 0 (r20)
dauc[7—0]	0	Round, etc.
pcw[9—0]	0x38f	Maximum waits, 256 word page, etc.
pcw[10]	bio[7]	Set to logic state applied to bio[7]
pcw[11]	bio[6]	Set to logic state applied to bio[6]
pcw[12]	bio[5]	Set to logic state applied to bio[5]
pcw[13]	bio[4]	Set to logic state applied to bio[4]
pcw[15—14]	0b00	Block Move
emr[15—0]	0	All maskable exceptions masked
tcon[7—0]	0	Timer disabled
timer[31—0]	0xffffffff	Maximum value
ioc[31—0]	0	Passive mode, 32-bit data length, etc.
dmac[7—0]	0	SIO DMA disabled
bioc[7—0]	0	BIO pins configured as inputs
bio[1,3,5,7,9,11,13,15]	0	BIO output register bits

7.5.4.1 Reset Timing

A description of the reset pin follows:

RESTN **Reset (Open Drain; Active Low).** The RESTN pin is an open-drain signal. When the power-on reset circuit is active, the DSP3210 asserts RESTN by pulling it down. The external system may also pull RESTN pin low at the same time or at other times to cause the DSP3210 to enter the reset state. RESTN is an asynchronous input that is internally synchronized to the falling edge of CKI. On a zero-to-one transition of RESTN, the reset sequence is initiated. The rising edge of RESTN is used to latch the signal values on pins bio[7—4] into pcw[10—13], respectively.

On power-on of the DSP3210, on-chip circuitry puts the device in the reset state for the first 8 clock cycles (the first 8 rising clock edges of CKI). At this time, the logic level of RESTN controls the DSP3210's operation. Figure 7-9a shows the timing for power-on reset. Note that all bus interface signals are placed in the high-impedance state during the reset state and for the first 11 clocks periods of the reset sequence. Outputs and Biputs, other than the BIO and the Bus Interface signals, are placed in the high-impedance state while the power-on circuit is active only. No RESTN pulse is required to reset and start the DSP3210 running when using the power-on capability. The RESTN pin must be pulled to VDD through an external resistor.

An externally controlled reset can be initiated at any time. RESTN is an asynchronous input that is internally synchronized to the falling edge of CKI. Figure 7-9b shows the timing for externally controlled reset operations. The minimum pulse width for RESTN is 4 periods of CKI. All BIO pins are immediately put in the high-impedance state so that signal values may be applied on the rising edge of RESTN. Outputs and Biputs other than the BIO and the Bus Interface signals may be placed in the high-impedance state by asserting ZN.

For both power-on reset and externally controlled reset, the BIO[4—7] inputs must be valid prior to the rising edge of RESTN and held following it in order to guarantee correct operation and to initialize pcw[13—10]. The rise time of RESTN between 0.4 V and 2.4 V must be less than 4 ns. With up to 50 pF of external load, a 1K Ω resistor can be used.




Figure 7-8A Power-On Initiates the Reset Sequence




Figure 7-8B RESTN Initiates the Reset Sequence

Chapter 8
Data Processing Functional Units

CHAPTER 8. DATA PROCESSING FUNCTIONAL UNITS

8. DATA PROCESSING FUNCTIONAL UNITS	8-1
8.1 Control Arithmetic Unit (CAU).....	8-1
8.1.1 CAU Programming Model.....	8-1
Figure 8-1 CAU Programming Model	8-1
Table 8-1 ps Register	8-2
Figure 8-2 CAU Register Usage	8-2
8.1.2 CAU Functional Description.....	8-3
Table 8-2 CAU Operations	8-3
Figure 8-3 Block Diagram of the CAU	8-4
8.1.3 CAU Internal Operation	8-5
Figure 8-4 CAU Internal Pipeline Timing - CA Instruction	8-6
Figure 8-5 CAU Internal Pipeline Timing - DA Instruction	8-6
8.2 Data Arithmetic Unit (DAU).....	8-7
8.2.1 DAU Programming Model.....	8-7
Figure 8-6 DAU Programming Model	8-7
Table 8-3 dauc Register	8-8
Table 8-4 ctr Register.....	8-8
8.2.2 DAU Functional Description.....	8-8
Figure 8-7 Block Diagram of the DAU	8-9
Figure 8-8 DAU Floating-Point Formats	8-10
8.2.3 Floating-Point Arithmetic Precision.....	8-10
Figure 8-9 Precision of DAU Operations (mantissas only)	8-11
8.2.4 Type Conversions.....	8-12
8.2.4.1 IEEE Standard Floating-Point.....	8-12
Figure 8-10 IEEE Standard 32-bit Floating-Point Format	8-12
8.2.4.2 Companded	8-13
8.2.4.3 8-bit Unsigned Integer	8-13
8.2.4.4 16-bit Integer	8-13
8.2.4.5 32-bit Integer	8-14
8.2.4.6 Reciprocal Seed	8-14
8.2.5 Rounding Modes.....	8-14
Figure 8-11 Floating-Point to Integer Mapping for All Rounding Modes	8-15
8.2.6 DAU Internal Operation	8-15
Figure 8-12 DAU Internal Pipeline Timing	8-17

8. DATA PROCESSING FUNCTIONAL UNITS

The DSP3210 provides two data processing units; Control Arithmetic Unit (CAU) and Data Arithmetic Unit (DAU). The CAU performs integer arithmetic, and the DAU performs floating-point arithmetic and data type conversions. Detailed descriptions of these data processing units are contained in this section.


8.1 Control Arithmetic Unit (CAU)

The CAU is responsible for performing address calculations, branching control, and 16- or 32-bit integer arithmetic and logic operations. It is a RISC-like processor consisting of a 32-bit arithmetic logic unit (ALU), 32-bit Barrel Shifter, and a 32-bit wide register stack.

8.1.1 CAU Programming Model

The CAU is used in the execution of both classes of instructions: CA (Control Arithmetic) and DA (Data Arithmetic). CA instructions perform load/store, branching control, and 16- and 32-bit integer arithmetic and logical operations. CA instructions are performed solely by the CAU. DA instructions use the DAU to perform floating-point multiply/accumulate and special function operations and the CAU to generate addresses for the operands. Each DA instructions can have up to three operand memory accesses per instruction, and the CAU is responsible for generating the addresses for these operands. For a detailed description of the instruction set, see Chapter 4 Instruction Set.

CAU REGISTERS



CONTROL REGISTERS



Figure 8-1 CAU Programming Model

Table 8-1 ps Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	0	0	ir1	ir0	fb	sy	obe	ibf	V	U	Z	N	c	v	z	n

Bit(s)	Field	Function
0	n	CAU n flag; means that the ALU result is negative.
1	z	CAU z flag; means that the ALU result is zero.
2	v	CAU v flag; means that the ALU result overflowed.
3	c	CAU c flag; means that the ALU result had a carry out of the MSB.
4	N	DAU N flag; means that the DAU result is negative.
5	Z	DAU Z flag; means that the DAU result is zero.
6	U	DAU U flag; means that the DAU result underflowed.
7	V	DAU V flag; means that the DAU result overflowed.
8	ibf	Serial input buffer full flag; means that the serial input buffer is full.
9	obe	Serial output buffer empty flag; means that the serial output buffer is empty.
10	sy	Serial sync set flag; means that the SY pin is high (logic one).
11	fb	Serial frame boundary flag; means that the SIO is at a frame boundary.
12	ir0	Pin IR0N is high (logic one).
13	ir1	Pin IR1N is high (logic one).
15—14	-	Reserved - read as zero.

The CAU register programming model consists of 24 CAU registers and one IO register (see Figure 8-1). The CAU register set consists of r0 (hard-wired to zero), r1—r22 (32-bit registers), pc (program counter)/pcsh (program counter shadow). The IO register is the ps (processor status). The ps register is a 16-bit register and contains CAU flags, DAU flags, and IO flags. The CAU flags are read/writable. The DAU and IO flags are read-only. The position, encoding, and functional definition of the bits in the ps register are available in Table 8-1.

Registers r1—r14 are used as general-purpose registers in CA instructions and as memory pointers (rP) in DA instructions. When used as memory pointers, r1—r14 hold 32-bit addresses. Registers r15—r19 are used as general-purpose registers in CA instructions and as increment registers (rl) in DA instructions. When used as increment registers, r15—r19 hold 32-bit 2's complement values that can post-modify the memory pointers. Registers r0, r20, r21, and r22 have special properties and can only be used in CA instructions. Register r0 is hard-wired to zero. Register r20 is the error trace register and it is used to hold the program counter address at which an error exception was taken. Register r21 is the stack pointer. Register r22 is the exception vector table pointer. The use of CAU registers in CA and DA instructions is shown in Figure 8-2.

CAU Register	Instruction Type			
	Data Arithmetic		Control Arithmetic	
	Pointer	Increment	General Purpose	Special Purpose
pc				Program counter
r0				Hard-wired zero
r1—r14	X		X	
r15—r19		X	X	
r20			X	Error trace
r21			X	Stack pointer
r22			X	evtp

Figure 8-2 CAU Register Usage

8.1.2 CAU Functional Description

Figure 8-3 illustrates the hardware architecture of the CAU. It consists of two sections, the CAU control section and the CAU data path. The CAU control section is responsible for the decoding of the instructions. It takes as inputs the instruction from the instruction register (IR), the status of the machine from the ps register, and the K count (used to hold the number of instructions to be repeated in a do loop). The CAU data path is responsible for executing the integer and address calculation operations of CA and DA instructions. It consists of a user-accessible register array, an ALU, a barrel shifter, the L and SA registers (used to store the iteration count and start address for do loops, respectively), and the Z-address delay line (used to delay the Z address for DA instructions).

The arithmetic or logical operations provided by the ALU or Barrel Shifter are summarized in Table 8-2. All CA arithmetic instructions are performed on 32-bit 2's complement, integer operands. If flags are affected by an instruction, they are calculated based on 16-bit or 32-bit operation flag rules, depending on the size of the operation as specified in the instruction. For example, when performing operations using 16-bit arithmetic, (1) 16-bit data is loaded into the lower 16-bits of the 32-bit CAU register(s), with the most significant bit of the integer extended into the upper 16 bits; (2) 32-bit arithmetic is performed, with flags computed according to 16-bit operation flag rules; and (3) the results can be stored in memory by writing the lower 16-bits of the register to a 16-bit memory location. A description of CAU flags is available in Section 4.1 Flags.

Table 8-2 CAU Operations

Symbol	Function
<<	Shift 16-bit immediate left 16 binary places and OR
+	Add
-	Subtract
&	Logical AND
	Logical OR
^	Logical Exclusive OR
#	Carry Reverse Add
<<	Logical Shift Left
>>	Logical Shift Right
\$>>	Arithmetic Shift Right
/2	Arithmetic right shift by 1
*2	Multiply by 2
<<<1	Rotate Left through Carry
>>>1	Rotate Right through Carry
{+,-}1	Increment/Decrement




Figure 8-3 Block Diagram of the CAU

8.1.3 CAU Internal Operation

The internal operation of the CAU is best understood by describing the operation of its instruction set. The CA instructions consist of three types: arithmetic/logical, data move, and control instructions. Arithmetic/logical instructions are performed as register to register operations. Many of the CA arithmetic instructions can be performed using three different registers: two source registers ($rS1$, $rS2$) and one destination register (rD). CA instructions may also be conditionally executed based on flags established in previous instruction cycles. Data move instructions specify 8-, 16-, or 32-bit data transfers between CAU registers and memory, CAU register and I/O registers, and I/O registers and memory. Control instructions alter the program flow by modifying the pc (program counter).

Figure 8-4 illustrates the CAU pipeline for executing two instructions of the form:

$$\begin{aligned} rD - rS \\ \text{if}(eq) rD = rS1 + rS2 \end{aligned}$$

The first instruction subtracts the contents of the source register (rS) from the destination register (rD), to set/clear the CAU zero (z) flag. The second instruction checks the z flag, and if it is set (i.e., the result of the previous instruction was zero), adds the contents of $rS1$ and $rS2$, and stores the result in rD . If the flag is not set, the contents of rD are unaffected by this instruction.

During execution of DA instructions, the CAU generates up to four addresses, one address in each of the four states of an instruction cycle. In each state, the CAU can add the contents of two registers: a pointer selected from $r1-r14$ (placed on the pointer bus) and an increment selected from $r15-r19$ or a fixed increment value (placed on the increment bus). The CAU employs a 3-stage pipeline to (1) fetch from a register(s), (2) operate on the fetched operand(s), and (3) store the result in a register. Because of this pipelining, the preceding pointer is updated (result placed on the update bus), while the next pointer and increment are being accessed.

Figure 8-5 shows the CAU pipeline for executing a DA instruction of the form:

$$Z = aN = aM + Y * X$$

Since the result of the multiply-accumulate operation is not available on the data bus until state 0 of instruction cycle I_5 and the destination address is calculated during state 1 of instruction cycle I_2 , the address is latched and delayed for three instruction cycles before being placed on the address bus. This three instruction cycle delay is performed by the Z-address delay block shown in Figure 8-3.

Except for the register load from memory and branch operations that have a latency of one instruction cycle, execution of a CA instruction is completed by the CAU before the next CA instruction begins execution. This simplifies use of the CAU for logic and control operations.

State	Cycle 0					Cycle 1			
	3	0	1	2	3	0	1	2	3
Pointer Bus	pc1		rD		pc2		rS1		pc3
Increment Bus	+4		rS		+4		rS2		+4
ALU		+				+			
Update Bus			pc2				pc3		?rD
Address Bus		pc1				pc2			
Data Bus	l0				l1				l2
IR		l0	l0	l0	l0	l1	l1	l1	l1
Flags					z				?

For instructions in the form of:

 $I_0: rD - rS$ $I_1: \text{if}(eq) rD = rS1 + rS2$ where $rD =$ destination register $rS, rS1, rS2 =$ source register $\text{eq} =$ CAU condition equal to zero (z flag) $? =$ modification of register and flag is conditional $pc =$ program counter $+=$ additional operation $- =$ subtraction operation

Figure 8-4 CAU Internal Pipeline Timing - CA Instruction

State	Cycle 0					Cycle 1				Cycle 2, 3				Cycle 4			
	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
Pointer Bus	pc1		rPx	rPy	pc2	rPz			pc3								
Increment Bus	+4		rS	rly	+4	rlz			+4								
ALU		+		+	+	+	+	+									
Update Bus			pc2		rPx	rPy	pc3	rPz									
Address Bus		pc1		X	Y	pc2								Z			
Data Bus	l0				l1		X	Y	l2					Z			
IR		l0	l0	l0	l0	l0	l1	l1	l1	l1	l1	l1	l1	l4	l4	l4	l4

For instructions in the form of:

 $I_0: *rPz++ + rlz = aN = aM + *rPy++ + rly * *rPx++ + rlx$ where $rPz, rPy, rPx =$ pointer register for DAU - Z, Y, and X operands $rlz, rly, rlx =$ increment register for DAU - Z, Y, X operands $pc =$ program counter $+=$ additional operation

Figure 8-5 CAU Internal Pipeline Timing - DA Instruction

8.2 Data Arithmetic Unit (DAU)

The DAU is the primary execution unit for signal processing algorithms. This unit contains a 32-bit floating-point multiplier, a 40-bit floating-point adder, four 40-bit accumulators, Data Type conversion hardware, and two user-accessible registers, dauc (DAU control register) and ctr (Clip-Test register). The multiplier and adder work in parallel to perform 16.7 million computations per second of the form ($a = b + c * d$). The multiplier and adder each produce one result per instruction cycle. The DAU contains a four stage pipeline: Fetch, Multiply, Add, and Store. Thus, in any instruction cycle, the DAU may be processing four instructions, each in a different stage of execution.

8.2.1 DAU Programming Model

The register programming model for the DAU consists of 4 DAU registers, called accumulators, and two IO registers, the dauc, DAU control register and the ctr, clip-test register. Figure 8-6 shows the register programming model for the DAU. Note that all registers in the DAU are shadowed during interrupts. Each accumulator is a 40-bit register consisting of a 32-bit mantissa and an 8-bit exponent.

The dauc is used to select the 8-bit data type conversion performed for the instructions **ic** and **oc**, the truncation mode to be used when converting floating-point data to integer, and how writes are handled in conditional DA instructions, **aeq**, **alt**, and **agt**. Linear byte conversion, μ -law, and A-law share the same instruction encoding ($Z=aN=ic(Y);$) and are therefore distinguished only by the dauc setting. Choosing linear byte input and/or output mode overrides the corresponding μ -law/A-law setting. Loading the dauc register from memory affects the following instruction. The meaning for the settings of the dauc register are given in Table 8-3. The dauc register is cleared on reset.

The ctr stores the last six values for the DAU **N** flag. It is used for 2-D and 3-D clip-test algorithms to compute the outcode. This outcode can then be read into a CAU register for further operations. The meaning for each bit of the ctr register is given in Table 8-4.




Figure 8-6 DAU Programming Model

Table 8-3 dauc Register

Bit Field	7	6	5	4	3	2	1	0
	0	COND		ROUND			CONV	

Bit(s)	Field	Encoding	Function
3—0	CONV	x0x0	μ -law input conversion.
		x0x1	A-law input conversion.
		x1xx	Unsigned linear byte input conversion.
		0x0x	μ -law output conversion.
		0x1x	A-law output conversion.
		1xxx	Unsigned linear byte output conversion.
5—4	ROUND	x0	Round-to-nearest on float-to-integer conversions.
		01	Truncate towards $-\infty$ on float-to-integer conversion.
		11	Truncate towards 0 on float-to-integer conversion.
6	COND	0	DA instructions <i>ifalt</i> , <i>ifaeq</i> , and <i>ifagt</i> have unconditional Z-writes.
		1	DA instructions <i>ifalt</i> , <i>ifaeq</i> , and <i>ifagt</i> have conditional Z-writes.
7	0	0	Must be set to zero; Read as zero.

Table 8-4 ctr Register

Bit Field	7	6	5	4	3	2	1	0
	0	0	N-5	N-4	N-3	N-2	N-1	N0

Bit(s)	Field	Meaning
0	N0	Current DAU N Flag
1	N-1	DAU N Flag computed for Instruction '-1' (previous DA instruction that set flags)
2	N-2	DAU N Flag computed for Instruction '-2'
3	N-3	DAU N Flag computed for Instruction '-3'
4	N-4	DAU N Flag computed for Instruction '-4'
5	N-5	DAU N Flag computed for Instruction '-5'
7—6	-	Reserved - read as zero


8.2.2 DAU Functional Description

The DAU is composed of two sections, the DAU control section and the DAU data path. The DAU control section is responsible for decoding the instructions and pipelining the control signals through the four stages of execution. The DAU data path is responsible for performing the floating-point arithmetic and data type conversions. Figure 8-7 illustrates the hardware architecture of the DAU.

The DAU supports two floating-point formats, single precision (32-bit) and extended single precision (40-bit). Extended single precision provides 8 additional mantissa guard bits. The four 40-bit accumulators, a0—a3, reduce round-off problems to ensure 24-bit precision. Post-normalization logic transparently shifts binary points and adjusts exponents to prevent inaccurate rounding of bits when the floating-point numbers are added or multiplied, eliminating concerns like scaling and quantization error. All normalization is done automatically, so the result in the accumulator is fully normalized.

The DAU contains both 32-bit and 40-bit registers and buses to support two floating-point formats, 32-bit and 40-bit extended precision floating-point. The 40-bit format provides 8 additional mantissa guard bits used by the DAU in accumulate operations. Figure 8-8 shows the two floating-point formats.

When a 40-bit bus connects to a 32-bit register or multiplexer, the guard bits are excluded (truncated). For example, when writing a 40-bit accumulated result to memory, the result is first truncated to 32-bits. When a 32-bit register drives a 40-bit bus, the guard bits (bits 15—8) are zeroed on the 40-bit bus.



LEGEND:

IR	Instruction Register	X	Multiplier input register
IR1	IR for instr. cycle 1	Y	Multiplier input register
IR2	IR for instr. cycle 2	P	Product register
IR3	IR for instr. cycle 3	S	Special function register
IR4	IR for instr. cycle 4	dauc	DAU Control Register
DU1,DU2	Input operand delay registers	ctr	Clip-test Register
		a0—a3	Accumulators 0—3

Registers in upper case are not user accessible. Shadowed during interrupts.

Figure 8-7 Block Diagram of the DAU




Figure 8-8 DAU Floating-Point Formats

Each DAU multiply-accumulate instruction involves three floating-point operands. Two of these operands are multiplied together, and the result is added to the third. The result of the addition is stored in an accumulator. The value in this accumulator may be an intermediate result used in later multiply-accumulate operations, or it may be a final result to be stored in memory.

The DAU multiplier inputs can originate from memory or an accumulator. Constant values (e.g. 1.0, 0.0) may also be selected as multiplier inputs. Multiplier inputs are 32-bit floating-point numbers with a 24-bit mantissa and an 8-bit exponent. If an accumulator is input to the multiplier, the accumulator guard bits are first truncated. The multiplier always provides one input to the adder. The other adder input can originate from memory, or an accumulator. Constant values (e.g. 1.0, 0.0) may also be selected as an adder input. This input is either a 32- or 40-bit operand, depending on its source. 40-bit operands are provided by the four accumulators, a0—a3. See 8.2.3 Floating-Point Arithmetic Precision for more details about the precision of the operands in the DAU. Although the multiply-accumulate structure is rigid, there is flexibility in the way operands are loaded into the three inputs.

Single instruction, data type conversions are done in hardware in the DAU reducing overhead required to do these conversions. The DAU performs data type conversions between the DSP32 32-bit floating-point format and the following:

- IEEE P754 standard 32-bit floating-point
- 16- and 32-bit integer
- 8-bit u-law and A-law formats
- 8-bit unsigned integer

The DAU also provides an instruction to convert a 32-bit floating-point operand to a 3-bit seed value used for reciprocal approximation in division operations.

8.2.3 Floating-Point Arithmetic Precision

Each DAU multiply-accumulate instruction (of the form $A = S + Y * X$) involves three floating-point operands. Two of these operands (X and Y) are multiplied together, and the result (P) is added to the third (S). The result of the addition is stored in one of four accumulators (a0—a3). The contents of this accumulator may be an intermediate result used in later multiply-accumulate operations, or a final result to be stored in memory.

Figure 8-9 illustrates the precision of the floating-point operands and results involved in DAU multiply-accumulate operations. (Because precision is a function of the mantissa length, discussion of the exponent is omitted here.) An implied binary point is included in the figure. Bits to the right of the binary point constitute the fractional part of the number, while those to the left constitute the integer part.

Recall that the magnitude of the mantissa (M), in the multiplier inputs (X and Y), adder input (S) and adder result (a₀—a₃) is always normalized such that $-2 \leq M < -1$ or $1 \leq M < 2$. Thus, the leading 1 (positive mantissa) or leading 0 (negative mantissa) does not appear explicitly in the floating-point word, and is called an **implicit bit**.

The result of a multiplication (P) could have a denormalized mantissa (e.g. in cases such as $-2 * -2 = 4$ and $-1 * 1 = -1$), and thus three integer bits are retained in P. Normalization is done automatically in the adder, so the accumulated result is fully normalized. The adder inputs (P and S) and result (a₀—a₃) contain eight mantissa guard bits in addition to the standard 24 fractional bits in the mantissas.

If the result of a multiply-accumulate operation is written to memory, its guard bits are truncated. If an accumulator is input to the multiplier, its guard bits are also truncated. There is an option to first invoke the round instruction on the accumulator containing the result. The guard bits are useful when the accumulator is input to the adder. Here, the full width accumulator, including guard bits, is used.




Figure 8-9 Precision of DAU Operations (mantissas only)

8.2.4 Data Type Conversions


Several data type conversions that have traditionally added considerable software overhead are handled by the DSP3210 in hardware. The DAU provides single-cycle instructions that perform data-type conversion between the DSP32 internal 32-bit floating-point format and the IEEE P754 standard 32-bit floating-point format, the 8-bit companded μ - and A-law formats, the 8-bit unsigned linear format, and the 16- and 32-bit integer formats. The following sections describe these operations in more detail.

8.2.4.1 IEEE Standard Floating-Point

Although the DSP3210 has its own internal floating-point format, the DSP3210 is compatible with the IEEE P754 standard 32-bit floating-point format. The device contains on-chip hardware that supports format conversion to and from the IEEE format in a single instruction cycle. The single-precision IEEE standard floating-point format has a sign-magnitude mantissa and an 8-bit biased exponent. Figure 8-10 shows this format.

The floating-point format used by the DSP3210 is referred to as the DSP32 format. It is the format used by the DSP32, DSP32C, and the DSP3210. Conversions between the IEEE standard and DSP32 formats adhere to the following rules:

- If the exponent of the IEEE number is 255, the number is treated as a positive or negative infinity according to its sign. If positive, the converted DSP32 number is the largest positive representable number in the DSP32 format (0x7fffffff). If negative, the converted DSP32 number is the most negative representable in the DSP32 format (0x800000ff).
- DSP32 to IEEE conversions never result in NaN (not a number). However, if the IEEE format input operand in an IEEE to DSP32 conversion operation is NaN, the associated NaN error bit in the error source register is set.
- If the exponent of an IEEE number is zero, the converted DSP32 number is 0x00000000, or positive zero. The IEEE standard includes denormalized numbers and a negative zero, i.e., the exponent of the IEEE is zero, but the sign and/or mantissa are not zero. Again, in both cases, the converted DSP32 number is 0x00000000 or positive zero. The DSP32 format does not recognize a negative zero. Denormalized IEEE numbers are not supported.



where (z=IEEE number)

- If $e=255$ and $f\neq 0$ then z is NaN (not a number) regardless of s .
- If $e=255$ and $f=0$ then $z=(-1)^{2^{127}}$
- If $0 < e < 255$, then $z=(-1)^s 2^{e-127} (1.f)$
- If $e=0$ and $f\neq 0$ then $z=(-1)^s 2^{-126} (0.f)$
- If $e=0$ and $f=0$ then $z=(-1)^s 0$ (zero).

Figure 8-10 IEEE Standard 32-bit Floating-Point Format

8.2.4.2 Companded

On-chip hardware supports the conversion to and from two 8-bit compressed PCM data formats: μ -law and A-law.

μ -law

The format of an 8-bit, μ -law word is as follows:

$m_0 \ m_1 \ m_2 \ m_3 \ \overline{n_0} \ \overline{n_1} \ \overline{n_2} \ \overline{s}$

This μ -law word represents the following number:

$$Y = (-1)^s * [(16.5 + M) * 2^N - 16.5]$$

where:

M = $m_3 \ m_2 \ m_1 \ m_0$ (M is 0 to 15)

N = $n_2 \ n_1 \ n_0$ (N is 0 to 7)

* = multiplication

$\overline{-}$ = bar (complement)

A-law

The format of an 8-bit, A-law word is as follows:

$m_0 \ m_1 \ \overline{m_2} \ m_3 \ \overline{n_0} \ n_1 \ \overline{n_2} \ \overline{s}$

This A-law word represents the following number:

$$\begin{aligned} Y &= (-1)^s * [(16.5 + M) * 2^N] & N &\in 1, 2, \dots, 7 \\ Y &= (-1)^s * (0.5 + M) * 2 & N &= 0 \end{aligned}$$

where:

M = $m_3 \ m_2 \ m_1 \ m_0$ (M is 0 to 15)

N = $n_2 \ n_1 \ n_0$ (N is 0 to 7)

* = multiplication

$\overline{-}$ = bar (complement)

8.2.4.3 8-bit Unsigned Integer

The DAU can perform conversions between 8-bit unsigned integers and DSP3210 floating-point values in a single instruction cycle. The 8-bit integer values are assumed to be in the range 0 to 255 when converting to floating-point. Floating-point values are converted to an 8-bit unsigned integer. If the floating-point operand exceeds the range of allowable 8-bit unsigned integers (0,255), a saturated 8-bit integer is returned (0xFF for the most positive or 0x00 for the least positive). Negative floating-point numbers are converted to 0x00. Based on the dauc register, floating-point numbers are converted to 8-bit unsigned numbers by rounding or truncation (See 8.2.5 Rounding Modes). If the 8-bit integer result is written to memory, it is loaded into an 8-bit memory location.

8.2.4.4 16-bit Integer

The DAU supports conversion from a floating-point operand to a 16-bit 2's complement integer. If the 16-bit integer result is written to memory, it is loaded into a 16-bit memory location. If the floating-point operand exceeds the range of allowable 16-bit integers (-2^{15} , $2^{15} - 1$), a saturated 16-bit integer is returned (0x8000 or 0x7fff, respectively). Based on the dauc register, floating-point numbers are converted to 16-bit linear by rounding or truncation (See 8.2.5 Rounding Modes). Similarly, the DAU supports conversion from a 16-bit integer to the equivalent 32-bit floating-point representation.

8.2.4.5 32-bit Integer

The DAU supports conversion from a floating-point operand to a 32-bit 2's complement integer. If the 32-bit integer result is written to memory, it is loaded into a 32-bit memory location. If the floating-point operand exceeds the range of allowable 32-bit integers (-2^{31} , $2^{31} - 1$), a saturated 32-bit integer is returned (0x80000000 or 0x7fffffff, respectively). Based on the dauc register, floating-point numbers are converted to 32-bit linear by rounding or truncation (See 8.2.5 Rounding Modes). Similarly, the DAU supports conversion from a 32-bit integer to the equivalent 32-bit floating-point representation.

8.2.4.6 Reciprocal Seed

In the DSP3210, a divide operation can be performed by calculating the reciprocal of the divisor, and multiplying this value by the dividend. An instruction is provided to convert, in hardware, a 32-bit floating-point number to a 32-bit seed value as a first approximation to the reciprocal of the number. This one-cycle instruction produces a seed with a mantissa accurate to 3 bits.

8.2.5 Rounding Modes

On conversions from floating-point to 32-bit or 16-bit signed integers, or to 8-bit unsigned integers, the dauc register (see Table 8-3) controls whether the integer result is rounded to nearest, truncated towards $-\infty$, or truncated towards zero. Figure 8-11 graphically displays the differences between the three modes.

With round-to-nearest, the resulting integer is incremented if there is a one in the most significant fraction bit of the denormalized floating-point number. Note that this rounds 0.5, 1.5, 2.5,... to 1, 2, 3,..., respectively and -0.5 , -1.5 , -2.5 ,... to 0, -1 , -2 ,..., respectively.

With truncate towards $-\infty$, the fraction bits of the denormalized floating-point number are discarded.

With truncate towards zero, the fraction bits of the denormalized floating-point number are treated differently based on whether the number is positive or negative. For positive numbers, the fraction bits are discarded. For negative numbers, the integer is incremented by one if there were any 1s in the fraction bits.

On conversion of 8-bit unsigned integers, there is no difference between truncate towards zero and truncate towards $-\infty$ because all negative numbers are saturated to zero.

Note that the *round()* instruction rounds a 40-bit floating-point number to a 32-bit floating-point number, and it is always performed as round-to-nearest, regardless of the dauc setting.




Figure 8-11 Floating-Point to Integer Mapping for All Rounding Modes

8.2.6 DAU Internal Operation

The following section presents a description of a single instruction as it passes through the DAU pipeline. The DAU supports four multiply-accumulate instruction formats, providing flexibility in choosing operand and storing results. To simplify this discussion, one format will be discussed. The DSP3210 executes the multiply-accumulate instruction

$$aN = aM + Y * X$$

in three stages (an optional fourth stage to perform a write to memory is discussed later); fetch of X and Y, multiplication of X and Y, and accumulation of the $Y * X$ product with the contents of an accumulator, aM. This instruction executes as follows:

- step 1) X,Y fetch
- step 2) multiply $Y * X$
- step 3) accumulate product with aM

If several multiply-accumulate instruction are executed one after the other, the DSP3210 automatically pipelines the instructions so that one instruction is completed every instruction cycle. This is shown in the following block of instructions where X_1-X_4 and Y_1-Y_4 are subscripted to make it easier to follow the data flow in the DAU.

- 1) $aN = aM + Y_1 * X_1$
- 2) $aN = aM + Y_2 * X_2$
- 3) $aN = aM + Y_3 * X_3$
- 4) $aN = aM + Y_4 * X_4$

The execution of these instructions is shown below:

1)			X,Y fetch1
2)		multiply1	X,Y fetch2
3)	accumulate1	multiply2	X,Y fetch3
4)	accumulate2	multiply3	X,Y fetch4
5)	accumulate3	multiply4	
6)	accumulate4		

If an accumulated result is intended to be used as an input to the multiplier, the programmer must be aware of when an accumulate is finished. For example, the accumulation of instruction 1 will be available as a multiplier input for instruction 4. This latency is discussed further in Section 4.4.2 Latency Effects. An accumulated result may always be used as an accumulator input in the next instruction.

The DSP3210 pipeline may extend to four stages, allowing the contents of an accumulator, multiplier input, or adder input to be written to memory without requiring an additional instruction. This is a key feature when performing such tasks as windowing, adaptive filtering, matrix operations, etc. To illustrate the additional stage, another column for the write is added to the previous pipeline diagram.

1)			X,Y fetch1
2)		multiply1	X,Y fetch2
3)	accumulate1	multiply2	X,Y fetch3
4)	write1	multiply3	X,Y fetch4
5)	write2	multiply4	
6)	write3	accumulate4	

The syntax of such an instruction is

$$Z = aN = aM + Y * X$$

Note that the memory location written by instruction 1 will be available as multiplier input in instruction 5.

The internal pipeline timing of the DAU for a single instruction of the form $Z = aN = aM + Y * X$ is shown in Figure 8-12. An instruction requires five instruction cycles (I0—I4) to be decoded and executed in the DAU. The instruction (I) appears on the data bus in state 3 preceding I0. The X and Y registers are loaded in states 1 and 2 of I1, respectively. The contents of these registers are multiplied during I2 and the product is loaded into the product register, P, in state 3 of I2. The adder input register, S, is also loaded in state 3 of I2. The contents of the P and S registers are added during I3 and the result is loaded into an accumulator in state 3 of I3. This same result is then placed on the data bus (which is routed to a destination in memory) in state 0 of I4, if a Z-field is specified in the instruction. The Z-field is optional.

The DAU supports two multiply-accumulate instruction formats called tap-update instructions. In one format,

$$aN = aM + (Z = Y) * X$$

instead of the result of the multiply-accumulate operation being written to memory, the Y operand is written. It must be written in the same cycle that the multiply-accumulate result would have been written (state 0 of I4). Because the Y operand appears on the data bus in state 2 of I1, it must be latched and held for three instruction cycles before being written to memory. This three instruction cycle delay is performed in the tap-update delay block in Figure 8-7. The other tap-update instruction has the form:

$$aN = (Z = Y) + X.$$

The four-stage pipeline in the DAU contributes to the high throughput of the DSP3210.

	Cycle 0				Cycle 1				Cycle 2				Cycle 3				Cycle 4				
State	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
RAM0					X Fetch																
RAM1					Y Fetch												Z Store				
Data Bus	I				X	Y											Z				
X					X																
Y						Y															
Multiplier									Multiply X * Y												
P													P								
S													aM								
Adder													Add S + P								
aN (a0—a3)					.												aN				

For instructions of the form: $Z = aN = aM + Y * X$,

where $X, Y =$ data reference (memory, a0—a3)
 $aM =$ a0-a3
 $aN =$ a0-a3
 $Z =$ data write (memory)
 $P =$ product
 $S =$ adder input

Figure 8-12 DAU Internal Pipeline Timing

Chapter 9

Peripheral Functional Units

CHAPTER 9. PERIPHERAL FUNCTIONAL UNITS

9. PERIPHERAL FUNCTIONAL UNITS	9-1
9.1 Serial I/O.....	9-1
9.1.1 SIO Programming Model	9-1
Figure 9-1 SIO Block Diagram	9-3
Table 9-1 ioc Register	9-4
Table 9-2 Pin Descriptions	9-5
9.1.2 Pin Descriptions.....	9-5
9.1.3 Serial Input Port.....	9-5
9.1.3.1 Configuring the Serial Input Port.....	9-6
Figure 9-2 Serial Input Port	9-7
9.1.3.2 Serial Input Timing Specifications	9-7
Figure 9-3 Serial Input Protocols (IIC = 0).....	9-8
Figure 9-4 Serial Input Timing (IIC = 0).....	9-8
9.1.4 Serial Output Port.....	9-9
Figure 9-5 Serial Output Port.....	9-9
9.1.4.1 Configuring the Serial Output Port.....	9-10
Figure 9-6 Serial Output Protocol.....	9-10
9.1.4.2 Serial Output Timing Specifications	9-10
Figure 9-7 Serial Output Timing	9-11
Figure 9-8 On-Chip Clock Generator	9-11
9.1.5 SIO On-Chip Clock Generator	9-12
9.1.5.1 Configuring the Clock Generator	9-12
9.1.5.2 Clock Generator Timing Specifications	9-12
9.1.5.3 Loss of Sanity	9-13
9.1.5.4 Loss of Sync	9-13
Figure 9-9 Clock Generator Signals	9-13
Figure 9-10 Clock Generation Timing (IIC = 0)	9-14
9.1.5.5 Frame Boundary Condition.....	9-14
Figure 9-11 Frame Boundary Condition	9-15
9.1.6 Handling SIO activity	9-15
9.1.6.1 Programmed Controlled SIO	9-15
9.1.6.2 Interrupt Controlled SIO	9-16
Listing 9-1	9-16
9.1.6.3 DMA Controlled SIO	9-17
Listing 9-2 Input DMA Example	9-17
9.2 DMA Controller (DMAC)	9-18
9.2.1 DMAC Programming Model	9-18
9.2.2 DMAC Functional Description	9-18
Figure 9-12 DMAC Block Diagram	9-19
9.2.3 Serial Output DMA.....	9-19
9.2.4 Serial Input DMA.....	9-20
Table 9-3 DMAC Register Encoding	9-20
9.3 Timer	9-21
9.3.1 Timer Programming Model	9-21
9.3.2 Timer Functional Description	9-21
Figure 9-13 Timer Block Diagram	9-22
Table 9-4 TCON Register Encoding	9-23
9.3.3 Timer Timing Specifications.....	9-24
Figure 9-14 Timer Timing Specifications	9-24
9.4 Bit I/O (BIO)	9-24
9.4.1 BIO Programming Model	9-25
Table 9-5 bioc Register Encoding	9-25
Table 9-6 BIO Register Encodings (Writing and Reading)	9-25
Figure 9-15 Bit I/O Bit Slice Diagrams	9-26
9.4.2 BIO Functional Description	9-26
9.4.3 BIO Timing Specifications.....	9-26
Figure 9-16 BIO Timing Specifications	9-27

9. PERIPHERAL FUNCTIONAL UNITS

The DSP3210 provides four on-chip peripheral units; serial I/O (SIO), DMA controller (DMAC), 32-bit timer (TIMER), and bit I/O (BIO). Access to peripheral functional units is memory-mapped. Detailed descriptions of these facilities are contained in this section.

9.1 Serial I/O

The serial I/O (SIO) section provides synchronous, double-buffered serial ports for concurrent input and output of digital data. Inputs and outputs can be handled under program control, DMA mode, or interrupt mode. The serial I/O can interface to a TDM (Time Division Multiplexed) line, serial codecs, or other DSPs (DSP32, DSP32C, DSP3210, DSP16, DSP16A) with few, if any, additional components.

The SIO is divided into three functional units, the serial input port (SIP), the serial output port (SOP), and the SIO clock generator (see Figure 9-1). There is a register, ioc, that allows the programmer to configure these functional units for various modes of operation. Registers that are accessible to the programmer are denoted by names in lower-case.

The description of the SIO is divided into five sections: SIO programming model, pin descriptions, serial input port, serial output port, and on-chip SIO clock generator. This chapter also includes a section on special purpose SIO flags and error condition reporting. The remainder of the SIO section describes programmed, DMA, and interrupt modes of handling serial I/O activity.

9.1.1 SIO Programming Model

The programming model for the SIO consists of three MMIO registers: ibuf (MMIO[0x0404]), obuf (MMIO[0x0408]), and ioc (MMIO[0x040C]). The MMIO address corresponds to the 16 LSB's of the 32-bit address. The address is given for both big and little endian byte orderings. The byte order is specified by pcw[8]. The upper 16-bits are a function of the memory mode configured in the pcw register. The register programming model for the SIO is pictured below:

Register Name	Address Big Endian	Address Little Endian	Register Bits
			31 24 23 16 15 8 7 0
ibuf	0x0404*	0x0404*	<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> R
obuf	0x0408†	0x0408†	<input type="text"/> <input type="text"/> <input type="text"/> W
ioc	0x040C	0x040C	<input type="text"/> <input type="text"/> <input type="text"/> R/W

* Shows 32-bit read address.

† Shows 32-bit write address.

The ioc (input/output control) register is a 32-bit read-write register that configures the serial input port, the serial output port, and the on-chip SIO clock generator. The position, mnemonic, encoding, and the definition of each bit field of the ioc register are described in Table 9-1. The serial input buffer, ibuf, may be read as an 8-bit, 16-bit, or 32-bit register. Referencing ibuf is a function of bit mode (least significant bit first/most significant bit first), byte ordering, and data size. When ibuf is used as an 8-bit or 16-bit register, valid data is read as follows:

Mode	Byte Ordering	Data Size	Register Bits	Address
LSB	BE	8	31—24	0x0404
	LE	8	31—24	0x0407
MSB	BE	8	7—0	0x0407
	LE	8	7—0	0x0404
LSB	BE	16	31—16	0x0404
	LE	16	31—16	0x0406
MSB	BE	16	15—0	0x0406
	LE	16	15—0	0x0404

Referencing obuf is a function of byte ordering and data size. When obuf is used as an 8-bit or 16-bit register, valid data is written as follows:

Mode	Byte Ordering	Data Size	Register Bits	Address
MSB/MSB	BE	8	15—0	0x040a
	LE	8	15—0	0x0408
LSB/MSB	BE	8	7—0	0x040b
	LE	8	7—0	0x0408

The serial output buffer, obuf, may be written as an 8-bit, 16-bit, or 32-bit register. In the remainder of this chapter, the mnemonics ibuf, obuf, and ioc will be used exclusively and not the MMIO address. These registers may be read or written using any instruction supporting memory references. The DMA controller uses the ibuf and obuf as source and destination registers, respectively, for DMA transfers. Reset clears the ioc register to all zeros, but has no effect on the ibuf and obuf registers.




Figure 9-1 SIO Block Diagram

Table 9-1 ioc Register

Bit	31-24	23-20	19	18	17	16	15	14	13	12-10	9	8	7 6	5	4	3 2	1	0
Field	Res	ICN	OSZ	ISZ	OUT	IN	SAN	IIC	BO	OLEN	AOL	AOC	ILEN	AIL	ALC	SLEN	BC	ASY

Bit(s)	Field	Function																																																
0	ASY	If 0, SY is external. If 1, SY is internal. When generated internally, SY = {ICK, OCK}/{256, 512, 1024}, based on ioc[1] and ioc[3,2].																																																
1	BC	If 0, ICK is used to derive the internal load and SY signals. If 1, OCK is used to derive the internal load and SY signals.																																																
3,2	SLEN	These bits select the frequency ratio of the on-chip load signal to the on-chip SY signal.																																																
		<table border="1"> <tr> <td>ioc[3]</td> <td>ioc[2]</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>ratio = 32</td> </tr> <tr> <td>0</td> <td>1</td> <td>ratio = 8</td> </tr> <tr> <td>1</td> <td>0</td> <td>ratio = 16</td> </tr> <tr> <td>1</td> <td>1</td> <td>ratio = 32</td> </tr> </table>																	ioc[3]	ioc[2]		0	0	ratio = 32	0	1	ratio = 8	1	0	ratio = 16	1	1	ratio = 32																	
ioc[3]	ioc[2]																																																	
0	0	ratio = 32																																																
0	1	ratio = 8																																																
1	0	ratio = 16																																																
1	1	ratio = 32																																																
4	AIC	If 0, ICK is external. If 1, ICK is generated internally with a frequency specified by ioc[23—20].																																																
5	AIL	If 0, ILD is external. If 1, ILD is generated internally with a frequency of {ICK,OCK}/32, based on ioc[1].																																																
7,6	ILEN	These bits specify the length of the serial input data.																																																
		<table border="1"> <tr> <td>ioc[7]</td> <td>ioc[6]</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>input length is 32 bits (prior to ILD)</td> </tr> <tr> <td>0</td> <td>1</td> <td>input length is 8 bits (after ILD)</td> </tr> <tr> <td>1</td> <td>0</td> <td>input length is 16 bits (after ILD)</td> </tr> <tr> <td>1</td> <td>1</td> <td>input length is 32-bits (after ILD)</td> </tr> </table>																	ioc[7]	ioc[6]		0	0	input length is 32 bits (prior to ILD)	0	1	input length is 8 bits (after ILD)	1	0	input length is 16 bits (after ILD)	1	1	input length is 32-bits (after ILD)																	
ioc[7]	ioc[6]																																																	
0	0	input length is 32 bits (prior to ILD)																																																
0	1	input length is 8 bits (after ILD)																																																
1	0	input length is 16 bits (after ILD)																																																
1	1	input length is 32-bits (after ILD)																																																
8	AOC	If 0, OCK is external. If 1, OCK is internally generated with a frequency specified by ioc[23—20].																																																
9	AOL	If 0, OLD is external. If 1, OLD is internally generated: (1) with a frequency of {ICK,OCK}/32, based on ioc[1] if ioc[13] = 0, or (2) in a burst-mode if ioc[13] = 1.																																																
12—10	OLEN	These bits specify the length of serial output data.																																																
		<table border="1"> <tr> <td>ioc[12]</td> <td>ioc[11]</td> <td>ioc[10]</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>reserved</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>output length is 8 bits</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>output length is 16 bits</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>output length is 32 bits</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>output length is 24 bits</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>x</td> <td>reserved</td> </tr> </table>																	ioc[12]	ioc[11]	ioc[10]		0	0	0	reserved	0	0	1	output length is 8 bits	0	1	0	output length is 16 bits	0	1	1	output length is 32 bits	1	0	0	output length is 24 bits	1	0	1	reserved	1	1	x	reserved
ioc[12]	ioc[11]	ioc[10]																																																
0	0	0	reserved																																															
0	0	1	output length is 8 bits																																															
0	1	0	output length is 16 bits																																															
0	1	1	output length is 32 bits																																															
1	0	0	output length is 24 bits																																															
1	0	1	reserved																																															
1	1	x	reserved																																															
13	BO	If 0, the internal OLD is {ICK,OCK}/32, based on ioc[1]. If 1, the internal OLD is burst-mode, generated as a function of the status of the obuf and OSR.																																																
14	IIC	If 0, the ICK is true (not inverted). If 1, the ICK is inverted.																																																
15	SAN	If 0, clear sanity bit. If 1, set sanity bit.																																																
16	IN	If 0, the LSB is received first during serial inputs. If 1, the MSB is received first during serial inputs.																																																
17	OUT	If 0, the LSB is transmitted first during serial outputs. If 1, the MSB is transmitted first during serial outputs (can't be used with 24 bit output length).																																																
18	ISZ	If 0, the input DMA transfer size is 32-bits. If 1, the input DMA size is specified by ILEN.																																																
19	OSZ	If 0, the output DMA transfer size is 32-bits. If 1, the output DMA size is specified by OLEN.																																																
23—20	ICN	These bits specify the divide-down rate of the internal clock generator. The internal clock generated has an additional divide-down by four, i.e., if bits 23—20 represent N, the clock rate is N*4. If ICN=0, the active clock generator is disabled.																																																
31—24		Reserved; Read as zero.																																																

Table 9-2 Pin Descriptions

Pin	Name	Description
DI	Data Input	Input for serial digital data. Data is sampled with the rising edge of ICK if IIC = 0, or the falling edge if IIC = 1.
ICK	Input Clock	Clock for serial digital input data. Serial input port activity is based on ICK. Depending on the ioc setting, this signal may be either an input (external mode) or an output (internal mode).
ILD	Input Load	A high-to-low transition on this pin synchronizes the loading of the input buffer from the input shift register. Depending on the ioc setting, the signal can be either an input (external mode) or an output (internal mode).
DO	Data Output	Output for serial digital data. Data is shifted with the rising edge of OCK.
OCK	Output Clock	Clock for serial digital output data. Serial output port activity is based on the rising edge of OCK. Depending on the ioc setting, this signal may be either an input (external mode) or an output (internal mode).
OLD	Output Load	A high-to-low transition on this pin causes the loading of the output shift register from the output buffer. Depending on the ioc setting, the signal can be either an input (external mode) or an output (internal mode).
SY	Synchronization	Provides frame synchronization either to the DSP3210 from peripheral components (external mode) or from the DSP3210 to peripheral components (internal mode), depending on the ioc setting. The logical state of this pin may be tested by CA instructions (see Section 4.3 CA Instructions).

9.1.2 Pin Descriptions

The SIO has seven pins. Three pins are associated with the SIP, three with the SOP, and one with the SIO clock generator. Two pins in each of the input and output sections (corresponding to the bit clock and load signal) and the pin for the SIO clock generator (corresponding to the frame signal) are bidirectional. These signals are denoted as **internal** and are an output if they are generated by the DSP3210. These signals are denoted as **external** and are an input if they are supplied from an outside source. Table 9-2 is a description of the seven pins associated with the serial I/O. For each pin, the pin name, full name, and a description of its function are given.

9.1.3 Serial Input Port

The serial input port (SIP) is used by the DSP3210 to receive serial data from external devices or data streams. The serial input port consists of the input buffer (ibuf), the input shift register (ISR), the input load shift register (ILSR), and associated logic, as shown in Figure 9-2. The SIP supports a synchronous three wire protocol: clock (ICK), load (ILD), and data (DI). An internal flag, input buffer full (IBF), is also available to indicate the status of the ibuf.

The edge of the clock used to clock data in the SIP is configurable by ioc[14], IIC. When IIC=0, the serial input port is sensitive to the rising edge of ICK. When IIC=1, ICK is inverted on-chip making the port sensitive to the falling edge of ICK. Serial data in (DI) and the load signal (ILD) are clocked into the ISR and ILSR, respectively. The load signal is delayed in the ILSR at the bit clock rate and is used to generate a signal to load the ibuf from the ISR. The number of clocks that the load signal is delayed is a function of the input length (ILEN) specified in the ioc register. When the IBUF is loaded, the input buffer full (IBF) flag is set high. When the IBUF is read by a DSP3210 program, interrupt routine, or DMA facility, the IBF flag is set low. Together, the ISR and IBUF form a double buffer so data can be shifted into the ISR while data is waiting to be read from the IBUF.

9.1.3.1 Configuring the Serial Input Port

ICK and ILD can be supplied off-chip (external mode), from an external peripheral, or on-chip (internal mode) from the on-chip SIO clock generator (see 9.1.5 SIO On-chip Clock Generator). The selections of internal or external mode for ICK, ioc[4], and ILD, ioc[5], are totally independent of each other. The internal clock generator, as configured by ioc[3-0] and ioc[23—20], generates the internal bit clock, load signal, and sync signal. The internal bit clock rate can be set for rates between CKI/4 and CKI/60 via ioc[23—20], ICN. The internal load signal is a divide by 32 of either ICK or OCK, based on ioc[1]. Note that with a continuous bit clock, the internal load will occur every 32 periods of the bit clock. The ICK can be configured to be true or inverted by ioc[14], IIC. When ICK is true, the SIP is sensitive to the rising edge of ICK. When ICK is inverted, the SIP is sensitive to the falling edge of ICK.

The length of the input data can be specified to be 8, 16 or 32 bits via ioc[6,7], ILEN. If ILEN is set to 00, then the input data corresponds to the 32 bits **prior** to the ILD high-to-low transition. This mode can be used for data lengths other than 8, 16, and 32 bits by masking off the undesired bits. For the 01, 10, and 11 cases, the input data corresponds to the 8, 16, or 32 bits **after** the ILD high-to-low transition, respectively. These two protocols for serial input are shown in Figure 9-3 (IIC = 0, positive edge-triggered, is shown). The order of the serial input data bits can be specified as least significant bit first, LSB, or most significant bit first, MSB, via ioc[16], IN. IN is used to control the direction of the bidirectional shift register ISR and select which bytes of the IBUF are put on the internal Data or MMIO Bus when the input buffer is read. Input data resides in the ibuf register bits as a function of LSB or MSB mode and the size specified. Valid data in the input buffer is organized as follows:

The diagram illustrates memory organization across four horizontal rows corresponding to address ranges 31 to 0. Each row contains two columns: 'LSB' on the left and 'MSB' on the right. The top row (addresses 31 to 16) is 32-bit, indicated by boxes around both the MSB and LSB. The bottom row (addresses 15 to 0) is 8-bit, indicated by boxes around both the MSB and LSB. The middle row (addresses 31 to 16) is 16-bit, indicated by a box around the MSB. The rightmost column of each row is labeled 'LSB'.

The Data Bus is used for DMA controlled transfers and the MMIO bus is used for programmed transfers.




Figure 9-2 Serial Input Port

9.1.3.2 Serial Input Timing Specifications

The timing requirements and characteristics for serial input transmissions are shown in Figure 9-4 (IIC = 0, not inverted). The specifications are described as follows:

- **ICK Clock Requirements:** The clock requirements are the period of the input data bit clock ICK ($t_{ICKLICKL}$), the high time of ICK ($t_{ICKHICKL}$), and the low time of ICK ($t_{ICKLICKH}$).
- **ILD Requirements to Initiate an Input Transmission:** ILD is set up high before the rising edge of ICK ($t_{ILDHICKH}$), and is held high until after the rising edge of ICK ($t_{ICKHILDL}$). ILD is set up low before the next rising edge of ICK ($t_{ILDLICKH}$) and is held low until after that edge of ICK ($t_{ICKHILDH}$). Similar requirements must be met when IIC=1 (negative edge-triggered).
- **DI Requirements:** Serial input data bits 0 through $n-1$ must satisfy set up ($t_{DIVICKH}$) and hold ($t_{ICKHDIX}$) times to be latched and shifted in the ISR on the rising edge of ICK. Similar requirements must be met when IIC = 1 (negative edge-triggered).




Figure 9-3 Serial Input Protocols (IIC = 0)




Figure 9-4 Serial Input Timing (IIC = 0)

9.1.4 Serial Output Port

The serial output port (SOP) is used to transmit serial data from the DSP3210 to external devices or data streams. The serial output port consists of the output buffer (obuf), the output shift register (OSR), the output load shift register (OLSR), and associated logic, as shown in Figure 9-5. The SOP supports a synchronous three-wire protocol: clock (OCK), load (OLD), and data (DO). An internal flag, output buffer empty (OBE), is available to indicate the status of the OBUF.

Serial output data on DO is clocked out of the output shift register (OSR) on the rising edge of the clock OCK. When the obuf is loaded by the program, the interrupt routine, or the DMA facility, the output buffer empty (OBE) flag is set low. When the data in obuf is transferred to the OSR, the OBE flag is set high. Together, the obuf and OSR form a double buffer so that data can be shifted out of the OSR while data is loaded into the obuf. On each rising edge of OCK, the load signal (OLD) is clocked and shifted in the output load shift register (OLSR). The load signal is delayed by the OLSR at the bit clock rate and is used in the generation of the load/shift signal for the OSR and the internal burst OLD (INTLOADB). If selected by ioc[13] and ioc[9], a burst OLD signal can be generated by the SIO that is active only when new data has been loaded into the obuf rather than on a periodic basis.




Figure 9-5 Serial Output Port

9.1.4.1 Configuring the Serial Output Port

OCK and OLD can be supplied off-chip (external mode) from an external peripheral, or on-chip (internal mode) from the on-chip SIO clock generator (see Section 9.1.5 SIO On-chip Clock Generator). The selections of internal or external mode for OCK, ioc[8], and OLD, ioc[9], are totally independent of each other. The internal clock generator, as configured by ioc[3—0] and ioc[23—20], generates the internal bit clock and load signal. The internal bit clock rate can be set for rates between CKI/4 and CKI/60 via ioc[23—20], ICN. The internal load signal can be configured in two ways: (1) continuous or (2) burst. The continuous internal load signal is a divide by 32 of either ICK or OCK, based on ioc[1]. Note that with a continuous bit clock, the internal load signal will occur every 32 bit clocks. The burst OLD signal uses the OBE flag and the OLSR output (OSE) to generate an OLD that is active only when new data has been loaded into the OBUF.

The length of output data can be specified to be 8, 16, 24, or 32 bits via ioc[12—10]. In all cases, the data corresponds to the bits after the OLD high-to-low transition. The order of the serial output bits can be specified as least significant bit first, LSB, or most significant bit first, MSB, via ioc[17], OUT. OUT is used to select which bit of the Internal Data Bus or MMIO Bus loaded into each bit of OBUF. If OUT is set to 0, bit 0 → obuf(0), bit 1 → obuf(1), ..., bit 31 → obuf(31). If OUT is set to 1, bit 0 → obuf(31), bit 1 → obuf(30), ..., bit 31 → obuf(0). MSB can not be used with an output data length of 24 bits. Eight-bit data is always placed in bits 7—0, 16-bit data is always placed in bits 15—0, and 32-bit data is placed in bits 31—0. The data bus is used for DMA controlled transfers and the MMIO bus is used for programmed transfers.

The protocol for serial output is shown in Figure 9-6.




Figure 9-6 Serial Output Protocol

9.1.4.2 Serial Output Timing Specifications

A typical output transmission is shown in Figure 9-7. The timing requirements and characteristics are specified as follows:

- **OCK Clock Requirements:** The requirements are the period of the output bit clock OCK ($t_{OCKLOCKL}$), the high time of OCK ($t_{OCKHOCKL}$), and the low time of OCK ($t_{OCKLOCKH}$).
- **OLD Requirements to Initiate an Output Transmission:** OLD is high before the rising edge of OCK ($t_{OLDHOCKH}$), and is held high until after the rising edge of OCK ($t_{OCKHOLDL}$). OLD is set up low before the next rising edge of OCK ($t_{OLDLOCKH}$) and must be held low until after that edge of OCK ($t_{OCKHOLDH}$).
- **DO Characteristics:** Serial output bits 0 through $n-1$ appear on DO ($t_{OCKHDOV}$) and are held ($t_{OCKHDOX}$) after the rising edge of OCK.




Figure 9-7 Serial Output Timing




Figure 9-8 On-Chip Clock Generator

9.1.5 SIO On-Chip Clock Generator

Figure 9-8 is a block diagram of the on-chip clock generator which consists of three configurable counters and associated logic. This unit generates the internal bit clock, internal load, and internal synchronization signals. The clock generator also has the ability to detect the frame boundary condition and two error conditions, loss of sync and loss of sanity. These conditions are useful in TDM applications where frames of data are being processed.

9.1.5.1 Configuring the Clock Generator

The DSP3210 system clock, CKI, can be selected to be divided by 1 to 15, based on IOC. It is further divided by 4 to generate the internal bit clock, INTCLK. If IOC[23—20] = 0, the internal bit clock divider is disabled and INTCLK is set to zero. The internal bit clock is used when the internal ICK is selected for the input port or the internal OCK is selected for the output port. The continuous internal load clock, INTLOADC, is derived by dividing by 32 either the input (ICK) or the output (OCK) bit clock, as selected by IOC[1]. This signal provides a load signal every 32 periods of the bit clock and is used when the internal ILD is selected for the input port or the continuous internal OLD is selected for the output port. INTLOADC is synchronized to SY by each high-to-low transition of SY. The internal synchronization signal, INTSY, is derived by dividing the internal load signal by 8, 16, or 32, based on IOC[3-2].

For example, with IOC[3—0] = 5, IOC[23—20] = 6 and CKI = 49.152 MHz, the internal clock generator is configured for a 2.048 MHz bit clock, a 64 kHz load signal, and an 8 kHz synchronization signal. The signals generated by the clock generator for this case are shown in Figure 9-9a.

An internal OLD that is generated in a burst manner can also be selected. The burst internal OLD is generated (one-to-zero transition) whenever the output shift register is empty and the output buffer becomes full, or when the output buffer is full and the output shift register becomes empty. The second case provides back-to-back serial output transmissions. The burst internal OLD signal, INTLOADB, is normally high and makes a single clock cycle low pulse to indicate the start of an output. Figure 9-9b illustrates how OLD is generated with respect to the output buffer status and shift register status for the second case described above.

9.1.5.2 Clock Generator Timing Specifications

Typical uses of the clock generator are shown in Figures 9-10a—c, for ICK configured as positive edge-triggered. The timing requirements and characteristics are specified as follows:

- **Bit Clock Characteristics:** The period of the data bit clock ICK (tICKHICKH) and OCK (tOCKHOCKH), the high time of ICK (tICKHICKL) and OCK (tOCKHOCKL), and the low time of ICK (tICKLICKH) and OCK (tOCKLICKH) are shown in Figure 9-10a.
- **Load and SY Characteristics:** The delay of the ILD or OLD, and SY, when configured as internal mode from ICK (tICKHILDL, tICKHSYL) or OCK (tOCKHOLDL, tOCKHSYL) based on IOC[1] are shown in Figure 9-10b.
- **External SY Requirements for Synchronization:** When an external SY is used to synchronize the internal clock generator, a high-to-low transition on SY is required. The SY is set up high before the rising edge of ICK or OCK depending on IOC[1] (tSYHICKH, tSYHOCKH), and is held high until after the rising edge (tICKHSYX, tOCKHSYX). SY is set up low before the next rising edge (tSYLICKH, tSYLOCKH) and held low after that edge (tICKHSYX, tOCKHSYX).
- **Load Characteristic with External SY:** The internal load is synchronized on every high-to-low transition of SY. After SY goes low, ILD and OLD will be low (tSYLILDL, tSYLOLDL).

9.1.5.3 Loss of Sanity

Note: Error Condition Handling for Loss of Sanity is not supported in the DSP3210.

Loss of sanity is defined to be a high-to-low transition on SY while ioc[15], SAN, is a one. To make use of this feature, SAN should be set to one at the beginning of the program processing the frame of data, and cleared to zero before waiting for SY to be zero. If the program processing the frame takes longer than one frame interval, then the loss of sanity error is reported to the error exception handler.

9.1.5.4 Loss of Sync

Note: Error Condition Handling for Loss of Sync is not supported in the DSP3210.

Loss of sync is defined to be the occurrence of an INTSY high-to-low transition (from the on-chip SIO clock generator) without a corresponding external SY high-to-low transition (from the SY pin), when SY is applied externally ($ASY = 0$). Note that the INTSY is synchronized (divide down counters are set to zero) by a high-to-low transition on the SY pin. For the loss of sync error to be detected, ioc[0] must be 0, and ioc[1–3] must be set so that the INTSY is the same frequency as the SY pin. If a loss of sync is detected, an error is reported to the error exception handler.





Figure 9-9 Clock Generator Signals

Figure 9-10 Clock Generation Timing ($IIC = 0$)

9.1.5.5 Frame Boundary Condition

The on-chip clock generator detects the frame boundary (fb) condition which is useful in certain TDM applications. The fb condition is defined to be the first time the output buffer is full following a high-to-low transition on SY, provided that ioc[15], SAN, is equal to zero at that time. It uniquely indicates the first channel in a TDM stream. After the SY transition is detected while SAN is zero, the fb flag will be the inverse of OBE until it is cleared to zero by setting SAN to a one. The frame boundary condition can be tested using conditional branch instructions, e.g. if(fbs)goto label (see 4.3.1 Control Arithmetic Instructions - Control Group). The frame boundary condition is usually used in conjunction with the loss of sanity error condition because toggling of the SAN bit is required for both. Figure 9-11 illustrates how the frame boundary condition is used in a TDM application.




Figure 9-11 Frame Boundary Condition

9.1.6 Handling SIO Activity

This section describes three typical ways of handling SIO activity: program controlled, interrupt controlled, and DMA controlled. An example is given for each.

9.1.6.1 Program Controlled SIO

When using the program controlled mode of SIO activity, flags pertaining to the status of the input buffer, output buffer, or data stream are tested by the program. When the appropriate condition becomes true, an I/O event is initiated by the program. There are four flags available to the programmer, ibf, obe, sy, and fb. Both true and false states of these flags are directly testable by an instruction of the form:

if (IO COND) goto {rH, N, rH+N}

For more information, see 4.3.1 Control Arithmetic Instructions - Control Group.

For example, in order to process input data as it is received by the serial input port, the program must wait until the input buffer is full. This is accomplished by the following instructions:

waitibf:	if(ibf) pcgoto waitibf	/* conditional branch using pc relative addressing */
	nop	/* latent instruction */

9.1.6.2 Interrupt Controlled SIO

When using the interrupt controlled mode of SIO activity, an interrupt routine is used to perform the I/O event. The DSP3210 supports individually maskable interrupts based on the input buffer status flag, ibf, and the output buffer status flag, obe, in the emr register (see Table 7-2 Exception Mask Register Encoding). emr[12] is the interrupt mask bit for OBE and emr[11] is the interrupt mask bit for IBF. A value of one in the interrupt mask bit enables the corresponding interrupt; a value of zero disables the interrupt. The priority of concurrent SIO interrupts is such that the interrupt based on input buffer full would take priority over the interrupt based on output buffer empty.

Listing 9-1 shows an example of using interrupts to receive 16-bit data by the serial input port and place it in a FIFO maintained in memory, while 32-bit output data from memory is retrieved and loaded into the output buffer.

Listing 9-1 SIO Interrupt Example

```
#define emr      ior8
#define ibuf     *0x0404
#define obuf     *0x0408
r22 = etable           /* set evtp */
r20 = ibuffer
r19 = ibuffer
r21 = obox
r5 = (short) emr
r5 = (short) r5 | 0x1800 /* enable interrupts on IBF and OBE */
emr= (short) r5
main:
.
pcgoto main
ibuffer: N*int          /* FIFO storage in memory */
obox: float
etable: 22*nop
pcgoto ibfisr
nop
pcgoto obeisr
nop
8*nop
ibfisr: r1= (short) ibuf
nop
*r20++ = (short) r1
r20 - r21
if (mi) r20 = r19
ireturn
obeisr: r1=*r21
nop
obuf=r1
ireturn
```

9.1.6.3 DMA Controlled SIO

The DSP3210 includes a DMA option for transferring data between the ibuf, obuf, and memory without program intervention. The serial DMA option is particularly useful for multichannel applications in which input and output buffers for an entire frame of samples are established in memory.

The DSP3210 contains a DMA controller block to perform the necessary address generation and control for the DMA process (see Section 9.2 DMA Controller). The DMA controller consists of two channels, one for input DMA and one for output DMA. The registers to configure and enable DMA activity are MMIO registers and are described fully in Section 9.2. All serial I/O DMA activity is based on either the IBF flag or the OBE flag. Based on one or both of these flags, an input DMA will occur, an output DMA will occur, or both an input and an output DMA will occur. The last type will perform both operations, input DMA and then output DMA, in one DMA cycle, where a DMA cycle is equal to one instruction cycle.

To buffer a frame of serial input data in DSP3210 memory, the following registers need to be setup:

icnt	transfer count for input DMA
idp	input dma pointer
dmac	bits 4-7 define the mode of input DMA

For a buffer of 128, 16-bit samples, the icnt register should be configured for 0x00fe0000 (one less than the number of transfers desired times the data size in bytes). The idp should be set for the base address of the buffer which in this case must be aligned for 16-bit data (bit 0 must be 0). After the icnt and idp registers have been initialized, the dmac is loaded with the desired configuration. Program Listing 9-2 shows the code necessary to initialize the input channel of the DMA controller and enable input DMA. An interrupt can be taken when the input DMA transfer is complete by unmasking the IFRM bit of the emr register and supplying an appropriate interrupt routine.

Listing 9-2 Input DMA Example

```
#define icnt      *0x428
#define idp       *0x420
#define dmac      *0x430

        r1= 0xfe          /* icnt for 128, 16-bit samples */
        icnt=r1
        r1=ibuffer        /* starting address of input buffer */
        idp=r1
        r1=0x30          /* enable input DMA, and stop when transfer count is reached */
        dmac=r1

        ibuffer: 128*int  /* input DMA buffer */
```

9.2 DMA Controller (DMAC)

The DMA controller is a two channel Direct Memory Access (DMA) control unit. It is used in conjunction with the Serial I/O to buffer input and output data streams in DSP3210 memory, internal or external. The DMA transfers occur between memory and the SIO ports without processor intervention, i.e., using cycle-stealing where the DSP3210 waits during a DMA transfer (see Section 7.3 Direct Memory Access).

9.2.1 DMAC Programming Model

The register programming model for the DMA controller consists of five MMIO registers. The idp and the odp are the input DMA and the output DMA pointer registers, respectively. Each is 32-bits and therefore can point to any location in the DSP3210 address space. When read, the idp and odp return the value of the current pointer register. The icnt and ocnt registers define the transfer count for input and output DMA frames, respectively. A DMA frame is considered to be the number of DMA transfers to be performed. The transfer count is the number of bytes to be transferred. **The transfer count is specified in bytes and is set to one transfer less than the frame size;** e.g., for an output frame size of 64 and a transfer size of 16-bits the ocnt register is set for 126 or $(64 - 1) * 2$. When read, the icnt and ocnt return the value of the current transfer count register. The dmac register is used to configure the operating modes of both DMA controllers. The dmac register is set to zero on reset. The encoding and functional definition of each bit field of the dmac register are described in Table 9-3. The address is given for both big and little endian byte orderings. The byte order is specified by pcw[8]. The register programming model for the DMAC is pictured below:

Register Name	Address Big Endian	Address Little Endian	31	16 15	8 7	0	Register Bits
idp	0x0420	0x0420					R/W
odp	0x0429	0x0424					R/W
icnt	0x042a	0x0428					R/W
ocnt	0x042e	0x042C					R/W
dmac	0x0433	0x0430					R/W

9.2.2 DMAC Functional Description

Each DMA controller consists of a base address register, a transfer count register, an adder, a counter, and a comparator (see Figure 9-12). A DMA channel can be configured to operate in one of two primary modes: stop on transfer complete mode or reload mode. The stop on transfer complete mode is used to transfer a single frame of data, and the reload mode is normally used when transferring continuous frames of data. In the reload mode, the base address register and the transfer count register operate in a double buffered manner. The register currently being used is called the **current** register, and the register to be used next is called the **next** register.

In the stop on transfer complete mode (ORS = 0 or IRS = 0), when the processor loads the idp, odp, icnt, or ocnt registers, both the **next** register and the **current** register are written, and the transfer counter is set to zero. The address of the current location being pointed to is generated by adding the counter value to the current DMA pointer register. The comparator is used to compare the counter output to the current transfer count. When the counter equals the current transfer count the enable/disable bit (ODE or IDE) is set to zero, and the counter is set to zero.




Figure 9-12 DMAC Block Diagram

In the reload mode (ORS = 1 or IRS = 1), when the processor loads the idp, odp, icnt, or ocnt registers, only the **next** register is affected. When the counter equals the current transfer count, the current pointer register and current transfer count registers are loaded from the next pointer register and next transfer count registers, respectively, and the transfer counter is set to zero. The enable/disable bit is unaffected. When the first frame is being set up, the dmac register should be configured such that DMA is disabled and the channel is in the stop on transfer complete mode.

A mode is provided so that DMA cycles are requested only when the DSP3210 has ownership of its bus interface. This is useful when the DSP3210 is buffering data to or from a shared external memory, because it guarantees that the DMA cycle will not incur the overhead of waiting to gain ownership of the bus. This mode is enabled with the ORB for output DMA and IRB for input DMA. It operates by requesting the bus interface when a DMA operation has been requested, but not performing the DMA cycle until the bus has been granted.

Note: When a DMA controller is enabled, the mode of operation, as specified by the dmac register, and the size of the transfer, as specified by the ioc register, should not be changed.

9.2.3 Serial Output DMA

The operations performed for a serial output DMA transfer are:

- write the contents of the memory location pointed to by odp plus the counter value to the output buffer
- increment the counter by 1,2,or 4 to obtain the next offset.

The transfer size and increment amount are determined by the ioc register settings for the OSZ bit and the OLEN field (see Table 9-1 ioc Register). If OSZ = 1 and OLEN selects 8-bit input data length, the transfer size is byte and the counter is incremented by one. If OSZ=1 and OLEN selects 16-bit input data length, the transfer size is short and the counter is incremented by 2. If OSZ = 0 or OSZ = 1 and OLEN selects 32-bits (OLEN = 011 or 100), the transfer size is long and the counter is incremented by 4.

9.2.4 Serial Input DMA

The operations performed for a serial input DMA transfer are:

- Writes the contents of the input buffer to the memory location pointed to by idp plus the counter value
- Increment the counter by 1,2,or 4 to obtain the next offset

The transfer size and increment amount are determined by the ioc register settings for the ISZ bit and the ILEN field (see Table 9-1 ioc Register). If ISZ = 1 and ILEN selects 8-bit input data length, the transfer size is byte and the counter is incremented by 1. If ISZ = 1 and ILEN selects 16-bit input data length, the transfer size is short and the counter is incremented by 2. If ISZ = 0 or ISZ =1 and ILEN selects 32-bits (ILEN = 00 or 11), the transfer size is long and the counter is incremented by 4.

Table 9-3 DMAC Register Encoding

Bit Field	7	6	5	4	3	2	1	0
	IRB	IRS	IDE	ICS	ORB	ORS	ODE	OCS

Bit(s)	Field	Function
0	OCS	If 0, don't change output DMA settings, dmac[1,2], when the dmac register is loaded. If 1, change output DMA settings when the dmac register is loaded to new values specified in bits 1,2.
1	ODE	If 0, disable output DMA. If 1, enable output DMA and request DMA cycle when OBE is asserted, obuf is empty.
2	ORS	If 0, stop output DMA when the number of DMA transfers (OCOUNTER) reaches the number specified in OCNT. If 1, reload the current output DMA pointer and the current output transfer count registers, ODP and OCNT, respectively, when the number of DMA transfers (OCOUNTER) reaches the number specified in OCNT and keep output DMA enabled.
3	ORB	If 0, request output DMA cycles based on OBE and dmac[1]. If 1, request output DMA cycles based on OBE, dmac[1], and if the DSP3210 has ownership of the bus interface. If the DSP3210 is not the current bus master, the BRN is asserted. When the bus is granted, the DMA cycle is requested.
4	ICS	If 0, don't change input DMA settings, dmac[4,5], when the dmac register is loaded. If 1, change input DMA settings when the dmac register is loaded to new values specified in bits 4,5.
5	IDE	If 0, disable input DMA. If 1, enable input DMA and request DMA cycle when IBF is asserted, ibuf is full.
6	IRS	If 0, stop input DMA when the number of DMA transfers (ICOUNTER) reaches the number specified in ICNT. If 1, reload the current input DMA pointer and the current input transfer count registers, IDP and ICNT, respectively, when the number of DMA transfers (ICOUNTER) reaches the number specified in ICNT and keep output DMA enabled.
7	IRB	If 0, request input DMA cycles based on IBF and dmac[4]. If 1, request DMA cycles based on IBF, dmac[4], and if the DSP3210 has ownership of the bus interface. If the DSP3210 is not the current bus master, the BRN is asserted. When the bus is granted, the DMA cycle is requested.

9.3 Timer

The timer is a programmable 32-bit counter and associated control register and logic that can be used for interval timing, rate generation, event counting, or waveform generation. The input to the timer can be derived from the DSP3210 clock or come from an external source. The output of the timer can generate a maskable interrupt or be selected as an output of the chip to drive external hardware. The count-down timer can be configured to count to zero once, or to count continuously by automatically reloading the counter with its initial value when it reaches zero.

9.3.1 Timer Programming Model

Access to the timer is provided by reading and writing the **tcon** and **timer** MMIO registers. When the **timer** is written, the initial count register and counter are loaded. When the timer is read, the current counter value is read. The count value may be read or changed at any time during operation. The tcon register is used to configure and control the timer. Table 9-4 describes the function of each bit of the tcon register. On reset, all bits of the tcon register are set to zero and the timer is set to all 1s. The address for the timer registers is given for big and little endian byte ordering. The byte ordering is specified by pcw[8]. The register programming model for the timer is:

Register Name	Address Big Endian	Address Little Endian	Register Bits
		31	7 0
tcon	0x0413	0x0410	<input type="text"/> R/W
timer	0x0414	0x0414	<input type="text"/> R/W

9.3.2 Timer Functional Description

The timer consists of an 8-bit control register (tcon), the initial count register, the counter, and associated control logic (source selection, counter control, and output control), see Figure 9-13. The source selection logic is used to select the clock source for the counter and is based on the value of the tcon register. The source can be a divide down of the DSP system clock, CKI, or the source can be the external signal applied to the pin BIO0, Bit I/O 0. Divide-down rates for CKI of 2, and 4 can be selected. The true or complement of the external source, BIO0, can be selected. The maximum frequency of an external source is CKI/2. The source selection logic detects zero-to-one transitions of the selected clock source.

The counter control logic controls the loading and decrementing of the counter. The counter is loaded when the timer is written, and when the count reaches zero if tcon[1] = 1 (automatic reload of counter). If the counter is loaded when it is enabled, the loading of the counter takes preference over decrementing. The counter is decremented by one for each zero-to-one transition of the clock source detected by the source selection logic. At any time, the counter can be stopped and the count held by setting tcon[0] to a zero. Setting tcon[0] to a one at this time will continue the count-down operation from the current count.

The output control logic controls the type of output signal generated by the counter. Whenever the count reaches zero, an interrupt request is generated, the state of a toggle flip-flop changes state, and a pulse, one CKI period wide, is generated. In order for the DSP to respond to the interrupt, the timer interrupt bit in the emr register, emr[9], must be set to one (unmasked) (see Table 7-2 emr Register Encoding). Depending on the setting of tcon[2], either the output of the toggle flip-flop or the pulse will be available to be observed external to the DSP via pin BIO1. For this, pin BIO1 has to be configured as an output and tcon[4] has to be set to one. If the pulse mode is selected (tcon[2] = 0), the pulse can be active high or active low, depending on tcon[3]. The active high signal is normally low, and when the count reaches zero it will pulse **high** for one clock period. The active low signal is normally high, and when the count reaches zero it will pulse **low** for one clock period.

Use of the timer usually starts with loading the initial count register and the counter. This is done by loading the **timer** register. After loading the counter, the count-down operation is enabled by setting tcon[0] to a one. When the count reaches zero and if tcon[1] is set to a one, the counter is reloaded automatically from the initial count register, without the need for program intervention. The period of the count is N+1, where N is the value loaded in the counter. Alternatively, when the count reaches zero and if tcon[1] is set to a zero, the counter stops. In this case, the counting interval is N, where N is the value loaded into the counter.

By setting the counter to zero and configuring it to reload continuously, it is possible to generate a clock, observable externally at the BIO1 pin, which has either a CKI/2 or a CKI/4 rate. For example, a setting of TCON to 0x13 will result in an external clock with a rate of CKI/2 and 50% duty cycle; a setting of TCON to 0x17 generates an external clock with a rate of CKI/4 and 50% duty cycle; a setting of TCON to 0x33 generates an external clock with a rate of CKI/4 and 75% duty cycle (3 CKI periods high, 1 CKI period low); and a setting of TCON to 0x3b will give an external clock with a rate of CKI/4 and 25% duty cycle (1 CKI period high, 3 CKI periods low).




Figure 9-13 Timer Block Diagram

Table 9-4 TCON Register Encoding

Bit	7	6	5	4	3	2	1	0
Field	SRC			OUT	H/LN	T/PN	R/SN	E/HN

Bit(s)	Field	Function
0	E/HN	Hold/enable count-down operation of counter. 0 - Hold the count. 1 - Enable the count-down operation of counter.
1	R/SN	Select between continuous and one-time operation. 0 - Stop counting when the count reaches zero. 1 - Automatic reload of the counter from the initial count register when the count reaches zero.
2	T/PN	Select pulse or toggle operation of the output when the count reaches zero. 0 - For the external output, a pulse is generated when the count reaches zero. 1 - For the external output, the output is the output of a toggle flip-flop which is toggled when the count reaches zero.
3	H/LN	When tcon[2] is set to zero, pulse, select low active or high active pulse. 0 - When tcon[2] is set to zero, the pulse is one CKI clock period wide and is low active (1->0->1). 1 - When tcon[2] is set to zero, the pulse is one CKI clock period wide and is active high (0->1->0).
4	OUT	If the BIO1 pin is configured as an output, 0 - The BIO1 pin has the value specified by the BIO1 field in the BIO register. 1 - The BIO1 pin is selected to be the timer output.
5-7	SRC	Selects the clock source for the timer. <u>tcon 7.6.5</u> 000 Counter clock is CKI/2 001 Counter clock is CKI/4 010 Reserved 011 Reserved 100 Counter clock is from external source(pin BIO0) - rising edge 101 Counter clock is from external source (pin BIO0) - falling edge 11x Reserved

9.3.3 Timer Timing Specifications

When BIO0 or BIO1 are selected to be used as the timer clock source or the timer output, respectively, the following timing specifications apply. BIO0 is an asynchronous input and is synchronized to the DSP3210 by an internal version of CKI. If an input makes a transition during the sample window, the level recognized by the processor is not predictable; however, the processor always resolves the latched level to either a logic one or zero before using it. Figure 9-14 shows the sampling window for BIO0 and the timing relationship between BIO1 and CKI. BIO1 changes on the falling edge of CKI. The specifications for BIO0 when it is asynchronous to the DSP3210 are that the period ($t_{BIO0H}t_{BIO0L}$) must be greater than twice the CKI period, and the high or low time ($t_{BIO0H}t_{BIO0L}$) must be greater than one CKI period.




Figure 9-14 Timer Timing Specifications

9.4 Bit I/O (BIO)

The BIO is a general-purpose 8-bit input/output port. It includes features that make it suitable for board-level status signal generation and control signal testing by the DSP3210. The BIO interface consists of 8 I/O lines, any of which can be independently configured as an input or an output. Outputs can be written with a 1 or a 0, toggled, or left unchanged. Inputs can be directly read and loaded into a CAU register and then tested.

9.4.1 BIO Programming Model

Access to the BIO is provided by reading and writing the **bioc** and **bio** MMIO registers using CA Data Move Instructions (e.g. `*0x0418 = (byte) r1, r1 = (short) *0x041C, ...`). The bioc register is used to configure each bit of the BIO as an input or an output. Table 9-5 describes the function of each bit of the bioc register. The bio register is used to alter the state of bits configured as outputs or to determine the logical state of BIO inputs. Table 9-6 describes the function of each bit of the bio register. On reset, all bits of the bioc register and output register bits of the bio register are set to zero. The register programming model for the BIO is as follows:

Register Name	Address Big Endian	Address Little Endian	31	16 15	8 7	0
bioc	0x041b	0x0418				R/W
bio	0x041e	0x041C				R/W

Table 9-5 bioc Register Encoding

Bit Field	7	6	5	4	3	2	1	0
Field	B7	B6	B5	B4	B3	B2	B1	B0

Each bit in the bioc register corresponds to one of the pins in the BIO port, B0—BIO0, B1—BIO1, ..., B7—BIO7. A value of 0 in the bit indicates that the associated pin is configured as an input; a value of 1 indicates that the pin is configured as an output. On reset all bits are set to zero (input).

Table 9-6 BIO Register Encodings (Writing and Reading)

Bit Field	15 14	13 12	11 10	9 8	7 6	5 4	3 2	0 1
Field	BF7	BF6	BF5	BF4	BF3	BF2	BF1	BF0

Each pair of bits (field) in the bio register corresponds to one of the bio pins in the BIO port, BF0—BIO0, BF1—BIO1, ..., BF7—BIO7. When the bio register is written, the value of each output register bit is changed according to the following encoding of the bit field:

BF bit pair: bit 1.0

- 00 Keep the previous value in the bio output register bit
- 01 Set the bio output register bit to zero
- 10 Set the bio output register bit to one
- 11 Complement the value in the bio output register bit


The transfer function is described below, where Qt is the previous value of an output register bit and Qt+1 is the new value:

Qt	Bit1	Bit0	Qt+1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

When the bio register is read, the value of both the corresponding bio pin and the bio output register bit are read according to the following encoding of the bit field:

- bit 0 Bio pin value
- bit 1 Value of the bio output register bit

FOR BITS 0 AND 2—7



FOR BIT 1




Figure 9-15 Bit I/O Bit Slice Diagrams

9.4.2 BIO Functional Description

Figure 9-15 shows bit slices for the two types of bits in the BIO. The structure for Bit 0 and bits 2—7 are the same, except that the BIO0 pin can be used as the timer source and BIO7—4 can be used to input the reset values of pcw[10—13]. Bit 1 has the additional capability of serving as the timer output, therefore an additional multiplexer controlled by tcon[4] is needed in this bit slice.

Each bit of the BIO port can be configured independently as either an input or an output by writing the desired value in the bioc (bit I/O configuration) register (see Table 9-5). If the pin is configured as an output, values written to the bio register are immediately reflected to the pin. The value of each output pin can be changed by writing the bio register with an appropriate pattern as described in Table 9-6. Each bio output register bit can be set to a 1 or a 0, toggled, or left unchanged. When the bio register is read, both the logic value of the pin and the value of the output register bit (the value that would be driven to the pin if the pin were configured as an output) are read.

9.4.3 BIO Timing Specifications

When configured as inputs by the bioc register, BIO pins are asynchronous inputs that are synchronized to the DSP3210 by an internal version of CKI. If an input makes a transition during the sample window, the level recognized by the processor is not predictable; however, the processor always resolves the latched level to either a logic one or zero before using it. Figure 9-16 shows the sampling window for BIO inputs. When configured as outputs, BIO pins change with respect to the falling edge of CKI. The timing relationship between the BIO outputs and CKI is also shown in Figure 9-16.




Figure 9-16 BIO Timing Specifications

