New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add make for PYNQ-Z2; Fix Resizer IP header #2

Merged

npurusho merged 1 commit into Xilinx:master from cathalmccabe:master

Feb 7, 2019

Collaborator

cathalmccabe commented Feb 7, 2019

Adding makefile and corresponding Tcl to rebuild bitstream for PYNQ-Z2

build_bitstream.tcl (Build the .bit file)
check_resizer.tcl (Check timing)

Modifying resizer to remove board target (and target Zynq device only) and set IP directory

Modify Resizer IP Tcl header to remove "C" comments which cause script to fail when adding IP to a Vivado design


          Add make for PYNQ-Z2; Fix Resizer IP header

npurusho merged commit 0d6d0f3 into Xilinx:master

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment