Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

how to build defect-detection app from source? #13

Closed
TonyHo722 opened this issue Mar 7, 2022 · 1 comment
Closed

how to build defect-detection app from source? #13

TonyHo722 opened this issue Mar 7, 2022 · 1 comment

Comments

@TonyHo722
Copy link

Hi,

how to build defect-detection app from source?

I used below source and revision.

- petalinux : xilinx-k26-starterkit-v2021.1-final.bsp
- vivado: 2020.2.2
- kv260-vitis: branch = release-2020.2.2_k26  (https://github.com/Xilinx/kv260-vitis)
- device-tree: branch = release-2020.2.2_k26 (https://github.com/Xilinx/device-tree-xlnx)

I also try below combintaion, both failed.

- petalinux : xilinx-k26-starterkit-v2021.1-final.bsp
- vivado: 2021.1
- kv260-vitis: branch = release-2021.1 (https://github.com/Xilinx/kv260-vitis)
- device-tree: branch = release-2021.1 (https://github.com/Xilinx/device-tree-xlnx)

I can build petalinux image with app, please reference this link Xilinx/kria-apps-firmware#2 (comment)
but i found the dmesg with error when use the New FPGA Firmware(app) I build.

[   41.405160] xilinx-csi2rxss 80030000.mipi_csi2_rx_subsystem: missing xlnx,csi-pxl-format property

I think this issue is caused by the .dtsi file - tool auto generated.

xlnx,csi-pxl-format = "YUV422_8bit"; => this setting cause the error in .dtsi file

My question is - Can I use the DTG to generate the dtsi file from defect-detection PL design (.xsa file)? or I need to manual modify the dtsi file generated from DTG?

I used below command to auto generate .dtsi file, I reference this link https://xilinx.github.io/kria-apps-docs/creating_applications/1.0/build/html/docs/creating_applications_dtsi_dtbo_generation.html

xsct
hsi open_hw_design /home/tonyho/workspace/kv260-vitis/tony-firmware/save0307-2021.1/kv260_ispMipiRx_vmixDP_save0307-2021.1.xsa
hsi set_repo_path /home/tonyho/workspace/device-tree-xlnx
hsi create_sw_design device-tree -os device_tree -proc psu_cortexa53_0
hsi set_property CONFIG.dt_overlay true [hsi::get_os]
hsi generate_target -dir save0307-2021.1_xlnx_rel_v2021.1
hsi close_hw_design [hsi::current_hw_design]
exit

Note: the /home/tonyho/workspace/kv260-vitis/tony-firmware/save0307-2021.1/kv260_ispMipiRx_vmixDP_save0307-2021.1.xsa is the file i build from kv260-vitis and branch = release-2021.1

@TonyHo722
Copy link
Author

I got the answer in this link Xilinx/kria-apps-firmware#2 (comment)
I need to manual modify the dtsi file generated from DTG to make it work.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant