

Abbreviations

C2M = miss&dirty&valid	CR
M2C = (miss&~dirty) (~valid) H = hit&valid	WO
	cor
	wri
	wri
	CW
	wr
<pre>index is always = address[10:3] valid_in is always = 1</pre>	WC
	СО
tag_in is always = address[15:11] enable is always = 1	Wr


Main FSM




```
AR
                              comp = 0
word = address[2:1]
                              write = 0
comp = 1
                              writesrc = x
write = 0
writesrc = x
                          AW
writesrc=DataIn
                             writesrc=memory
word = address[2:1]
                             comp = 0
comp = 1
                             write = 1
write = 1
```



Read



Cache to Memory



Memory to Cache

