

Documentation

Index

- 1. Creating projects and design flow on Xilinx Vivado.
- 2. Creating projects and design flow on Lattice Diamond.
- 3. Schematics and design analysis of transmitter for Zynq.
- 4. Schematics and design analysis of receiver for Zynq.
- 5. Schematics and design analysis of transmitter for MachXO2.
- 6. Schematics and design analysis of receiver for MachXO2.

Creating projects and design flow on Xilinx Vivado

Software Version: Xilinx Vivado 2018.1

Product Family : Zynq-7000

Project part : xc7z020clg400-1

Target Language : VHDL Link to github repository

Creating projects and design flow on Lattice Diamond

Software Version : Lattice Diamond Version (64-bit) 3.10.2.115

Device : LCMXO2-1200HC-5TG144C (Commercial)

Package Type : TQFP144


Performance Grade: 5

Synthesis Tool : Lattice LSE

Target Language : VHDL

Schematics of Transmitter for Zynq

Link to the schematic




prng_inst : Instantiation of LFSR PRNG. <u>Link</u> to code.

enc_inst : Instantiation of 8b10b encoder. Link to code.

OBUFDS inst: Instantiation of primitive OBUFDS. Link to xilinx library guide.

The design has to be reset first. Serial clock ("sclk") that is supplied during testing phase is 100MHz and "clk" is 20MHz. A clock divider can be incorporated into the design to avoid supplying two separate clocks. The 8 bit parallel data from prng module is encoded with 8b10b encoding scheme which makes it necessary for us to find means to serialize 10 bits of data.

Schematic of serializer



In the design for the transmitter a pair of OSERDESE2 primitives have been used in a master slave configuration in DDR mode for 10:1 serialization ratio.


serdes_inst : Instantiation of serializer module. Link to code.

The output of the serializer is converted into a differential signal (LVDS) by the primitive OBUFDS.


Link to Vivado project.

Analysis of Design

Timing Analysis




Power Consumption



Schematics of Receiver for Zynq


Link to the schematic

The deserializer module consists of a pair of ISERDESE2 primitives in a master slave configuration for 10:1 deserialization and the 10 bit data consequently gets decoded by 8b10b decoding scheme. This data, for BER calculation purposes is xored with data from the same LFSR PRNG module with the same seed and the "counter_inst" module counts the number of wrongly transmitted bits. The designed can be improved by removing the "ce" input pin and modify the "decoder_inst" so that it can supply the "ce" signal to the PRNG.



decoder_inst : Instantiation of 8b10b decoder. Link to code. counter inst : Instantiation of counter module. Link to code.

Schematic of deserializer




deserializer_inst : Instantiation of deserializer module. Link to code.

The design has to be reset first. Serial clock ("sclk") that is supplied during testing phase is 100MHz and "clk" is 20MHz. A clock divider can be incorporated into the design to avoid supplying two separate clocks.


<u>Link</u> to Vivado project.

Analysis of Design

Timing Analysis



Power Consumption



Schematics of transmitter for MachXO2

Generating random numbers is achieved by using the same LFSR PRNG module and the first 8 bits are encoded using the 8b10b encoding scheme. Since MachXO2 doesn't have a primitive with 10:1 SERDES ratio the 10 bit data, we try to match it 8 bits using a register of length equal to the least common multiple which in this case is 40. The 10 bits are stored in the 40 bit register and the 8 bits are sent to the serializer. There is clock domain crossing and the design can be improved with synchronizer circuits as the clock frequency is 1.25 times the parallel clock. This is because the time taken to store four 10 bit words in the 40 bit register must equal reading of 5 bytes.

Link to Lattice library guide.


Link to code.

Link to Diamond project.


Link to output log of project.

This design has been tested at 100MHz serial clock and 20MHz parallel clock. "fclk" clock frequency is 31.25MHz. There are setup time and hold time violations in the design which have to be resolved before testing it on the actual hardware.

Schematic of serializer




Serialization process




Analysis of Design

Timing Analysis




Link to timing analysis spreadsheet.

Power Consumption



Link to power consumption analysis file.

Schematics of Receiver for MachXO2




Link to Lattice library guide.

Link to code.

Link to Diamond project.

Link to output log of project.


The SERDES design of the receiver is similar to the transmitter, albeit reverse in mechanism. Decoding and BER calculation modules are equivalent to their Zynq counterparts.




Addition of synchronous circuits would make the design much more stable and reliable as the "fclk" supplied to the 4x1 MUX has 1.25 times the frequency of parallel clock. The primitive "IDDRX4B" is a DDR deserializer with 8:1 SERDES ratio. There are setup time and hold time violations in the design which have to be resolved before this design can be tested on the actual hardware.

Analysis of Design


Timing Analysis





Link to timing analysis spreadsheet.

Power Analysis



Link to power consumption analysis file.