

### Chapter 9 Arithmetic



#### **Contents**



- Integer Representation (1.4)
- 9.1 Addition and Subtraction of Signed Numbers
- 9.2 Design of Fast Adders
- 9.3 Multiplication of Unsigned Numbers
- 9.4 Multiplication of Signed Numbers
- 9.6 Integer Division
- 9.7 Floating-Point Numbers and Operation
- Summary




- Unsigned Representation
  - Implies that the representation does not have a separate bit to represent the sign bit of the number.
  - Note that numbers can be either positive or negative in some unsigned representation.
- Unsigned Integer
  - Unsigned Non-Negative Representation
  - Unsigned Two's Complement Representation




- Unsigned Non-Negative Representation
  - Treats every number as either zero or a positive value.
  - This representation can only represent nonnegative numbers.
  - A n-bit number can have a value ranging from 0 to 2<sup>n</sup>-1.
  - Example: An 8-bit word could be used to represent the numbers from 0 to 255
    - 10000000 = 128
    - 111111111 = 255





- Unsigned Two's Complement Representation
  - This representation can represent both positive and negative numbers.
  - A positive number (or zero) is represented exactly the same as in non-negative representation.
  - A negative number is represented as the bitwise complement of its absolute value +1.



- Unsigned Two's Complement Representation
  - Bitwise Complement (One's Complement)
    - Take the Boolean complement of each bit of the number. That is, set each 1 to 0 and each 0 to 1.
  - Example: -5<sub>10</sub>
    - 5<sub>10</sub>= 0101<sub>2</sub>
    - Bitwise complement of 0101 is 1010
    - $\bullet$  1010 + 1 = 1011





- Unsigned Two's Complement Representation
  - Positive numbers (and zero) have a 0 as the leading bit and negative numbers have a 1 as the most significant bit (MSB).
  - A n-bit number can have a value ranging from -2<sup>n-1</sup>
     to 2<sup>n-1</sup>-1.



- Signed Integer
  - Signed-Magnitude Representation
  - Signed Two's Complement Representation
  - Signed One's Complement Representation
- Signed-Magnitude Representation
  - Rule
    - The sign part is a 1-bit value that is 0 for positive numbers, and 1 for negative numbers.
    - The magnitude part is an (n-1)-bit value that holds the absolute value of the number in the same format of unsigned non-negative numbers.





#### Signed-Magnitude Representation

- $B = b_{n-1} ... b_1 b_0$ 
  - $b_{n-1} = 0$ , B is a positive number.
  - $b_{n-1} = 1$ , B is a negative number.
- Example
  - $+18_{10} = 00010010$
  - $-18_{10} = \underline{1}0010010$
  - $\bullet$  +  $0_{10}$  = 00000000
  - $-0_{10} = \underline{1}0000000$


<b>←</b> Sign →	← Magnitude — →			
$b_{n-1}$	• • •	$b_1$	$b_0$	






- Signed-Magnitude Representation
  - In general, if an n-bit sequence of binary digits b<sub>n-1</sub>...b<sub>1</sub>b<sub>0</sub> is interpreted as an signed integer B, its value is

$$V(B) = \begin{cases} \sum_{i=0}^{n-2} 2^{i}b_{i} & \text{if } b_{n-1} = 0 \\ -\sum_{i=0}^{n-2} 2^{i}b_{i} & \text{if } b_{n-1} = 1 \end{cases}$$
$$-(2^{n-1}-1) \leqslant V(B) \leqslant 2^{n-1}-1$$



- Signed-Magnitude Representation
  - Drawbacks
    - Addition and subtraction require a consideration of both the signs of the numbers and their relative magnitudes to carry out the required operation.
    - There are two representations of 0.
      - +0 = 00000000
      - -0 = 10000000




#### Signed Two's Complement Representation

- Rule
  - The sign part is a 1-bit value that is 0 for positive numbers, and 1 for negative numbers.
  - The magnitude part is an (n-1)-bit value that is equivalent to a unsigned two's complement number.

#### Example

- $\bullet$  +18 = 00010010
- 18 = 11101110
- $\bullet$  + 0 = 00000000
- -0 = 00000000






- Signed Two's Complement Representation
  - The general case  $B = b_{n-1}...b_1b_0$

$$V (B) = \begin{cases} \sum_{i=0}^{n-2} 2^{i} b_{i} & B \ge 0 \\ -2^{n-1} b_{n-1} + \sum_{i=0}^{n-2} 2^{i} b_{i} & B < 0 \end{cases}$$


$$= -2^{n-1}b_{n-1} + \sum_{i=0}^{n-2} 2^i b_i$$
 (for both positive and negative numbers)


$$-2^{n-1} \leq V(B) \leq 2^{n-1}-1$$



#### Signed One's Complement Representation


- Rule
  - The sign part is a 1-bit value that is 0 for positive numbers, and 1 for negative numbers.
  - The magnitude part is an (n-1)-bit value that complementing each bit of the absolute of the integer.
- Example
  - +18 = 00010010
  - 18 = 11101101
  - $\bullet$  + 0 = 00000000
  - 0 = 111111111





#### Conclusions

- In all three systems, the leftmost bit is 0 for positive numbers and 1 for negative numbers.
- Positive values have identical representations in all systems, but negative values have different representations.
- The 2's-complement of a number is obtained by adding 1 to the 1's-complement of that number.
- The Signed-Magnitude system is the simplest representation, but it is also the most awkward for addition and subtraction operations.
- The 2's-complement system is the most efficient method for performing addition and subtraction operations.



- Converting between Different Bit Lengths
  - Signed-Magnitude Numbers
    - Move the sign bit to the new left-most position and fill in with zeros.
    - Example

```
+18 = 00010010 (8 bits)
+18 = 000000000010010 (16 bits)
```

$$-18 = \underline{10010010}$$
 (8 bits)

- 18 = 100000000010010 (16 bits)




- Converting between Different Bit Lengths
  - Signed Two's Complement Numbers
    - Example

```
• +18 = 00010010 (8 bits)

• +18 = 000000000010010 (16 bits)

• -18 = 11101110 (8 bits)

• -32568 = 1000000001101110 (16 bits)
```




- Converting between Different Bit Lengths
  - Signed Two's Complement Numbers
    - Sign Extension
      - Move the sign bit to the new left-most position and fill in with copies of the sign bit. For positive numbers, fill in with zeros, and for negative numbers, fill in with ones.
      - Example

$$-18 = \frac{1}{11101110}$$
 (8 bits)



Addition of 1-bit Positive Numbers




- Addition of n-bit Signed Numbers
  - Rule (In Signed Two's Complement Form)
    - To add two numbers, add their n-bit representations, treating the sign bit as the most significant bit (MSB), ignoring the carry-out signal from the MSB position.
    - The sum will be algebraically correct value in the two'scomplement representation as long as the answer is in the range - 2<sup>n-1</sup> through +2<sup>n-1</sup> -1.



- Addition of n-bit Signed Numbers
  - Example
    - P14 Figure 1.6 (a)-(d)



- Addition of n-bit Signed Numbers
  - Arithmetic Overflow
    - The result of an arithmetic operation is outside the representable range.
    - If two numbers are added, and they have the same sign, then overflow occurs if and only if the result has the opposite sign to both summands.
    - The carry-out signal from the sign-bit position is not a sufficient indicator of overflow when adding signed numbers. Overflow can occur whether or not there is a carry-out.



- Subtraction of n-bit Signed Numbers
  - Rule (In Signed Two's Complement Form)
    - To subtract two numbers X and Y, that is, to perform X-Y, form the 2's-complement of Y and then add it to X, as in addition rule.
    - The result will be the algebraically correct value in the two's-complement representation system if the answer is in the range - 2<sup>n-1</sup> through +2<sup>n-1</sup> -1.
    - Essence of subtraction rule X-Y= X+(-Y)




- Subtraction of n-bit Signed Numbers
  - Two's Complement Operation (Negation)
    - Take the Boolean complement of each bit of the integer (including the sign bit). That is, set each 1 to 0 and each 0 to 1.
    - Treating the result as an unsigned binary integer, add 1.
  - Example
    - P14 Figure 1.6 (e)-(j)



- Subtraction of n-bit Signed Numbers
  - Example: M = 7, S = -7, M S = ?
    - M = 7 = 0111
    - S = -7 = 1001
    - -S = 0111



- Subtraction of n-bit Signed Numbers
  - Conclusions
    - The examples in Figure 1.6 (P14) show that two, n-bit, signed numbers can be added using n-bit binary addition, treating the sign bit the same as the other bit.
    - In other words, a logic circuit that is designed to add unsigned binary numbers can also be used to add signed numbers in 2's-complement.




- 1-bit Full Adder
  - Example: X=7, Y=6, X+Y=?

$$\frac{X}{Z} = \frac{7}{13} = \frac{0 \cdot 1}{1 \cdot 1} \frac{1}{1 \cdot 1} \frac{X_{i}}{1 \cdot 1} \frac{X_{i}}{1$$



- 1-bit Full Adder
  - Full Adder
    - A full adder circuit takes three bits of input, and produces a two-bit output consisting of a sum and a carry out.





- 1-bit Full Adder
  - Logic Truth Table

Xi	$\mathbf{y}_{\mathrm{i}}$	Ci	Si	$C_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





- 1-bit Full Adder
  - Logic Expressions

$$S_{i} = \overline{x}_{i} \overline{y}_{i} c_{i} + \overline{x}_{i} y_{i} \overline{c}_{i} + x_{i} \overline{y}_{i} \overline{c}_{i} + x_{i} y_{i} c_{i}$$

$$= x_{i} \oplus y_{i} \oplus c_{i}$$


$$C_{i+1} = y_i c_i + x_i c_i + x_i y_i$$








- A 4-bit Adder
  - Four full adders together make a 4-bit adder.
  - There are nine total inputs:
    - Two 4-bit numbers, A3 A2 A1 A0 and B3 B2 B1 B0
    - An initial carry in, Cl
  - The five outputs are:
    - A 4-bit sum, S3 S2 S1 S0
    - A carry out, CO






A 4-bit Adder





n-bit Ripple-Carry Adder



Most significant bit

(MSB) position

Least significant bit

(LSB) position



- n-bit Ripple-Carry Adder
  - Overflow Detect

Xn-1	Уn-1	Sn-1	Overflow
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0



- n-bit Ripple-Carry Adder
  - Overflow Detect

• Overflow = 
$$X_{n-1}Y_{n-1}\overline{S}_{n-1} + \overline{X}_{n-1}\overline{Y}_{n-1}S_{n-1}$$

- Or Overflow =  $c_n \oplus c_{n-1}$
- Example




#### Gate Delays

- Every gate takes some small fraction of a second between the time inputs are presented and the time the correct answer appears on the outputs. This little fraction of a second is called a gate delay.
- There are actually detailed ways of calculating gate delays that can get quite complicated, but for this class, let's just assume that there's some small constant delay that's the same for all gates.



- Gate Delays
  - We can use a timing diagram to show gate delays graphically.






- Propagation Delays in the Ripple Carry Adder
  - The delay through a network of logic gates depends on the integrated circuit electronic technology used in fabricating the network and on the number of gates in the paths from inputs to outputs.
  - The delay through any combinational logic network constructed from gates in a particular technology is determined by adding up the number of logic-gate delays along the longest signal propagation path through the network.
  - In the case of the n-bit ripple-carry adder, the longest path is from inputs  $x_0, y_0$  and  $c_0$  at the LSB position to outputs  $c_0$  and  $s_{n-1}$  at the MSB position.



Propagation Delays in the Ripple Carry Adder

Assume that the gate delay of an AND gate or an OR


gate or a XOR gate is T.



(a) Logic for a single stage



Propagation Delays in the Ripple Carry Adder




Most significant bit


Least significant bit

(LSB) position

$$c_{n-1}$$
 2(n-1)T (MSB) position  
 $s_{n-1}$  2(n-1)T+T = (2n-1)T  
 $c_n$  2(n-1)T + 2T = (2n)T



Addition/Subtraction Logic Unit



$$0 \oplus A = A$$

$$1 \oplus A = \overline{A}$$

Control = 
$$0$$
  $c_0 = 0$ 

Perform Addition

Control = 1 
$$c_0 = 1$$
  
Perform Subtraction

Figure 9.3. Binary addition-subtraction logic network



- Addition/Subtraction Logic Unit
  - An XOR gate can be added to detect the overflow.
  - All sum bits are available in 2n gate delays, including the delay through the XOR gate on the Y input.





- Drawback of n-bit ripple-carry adder
  - It may have too much delay in developing its outputs,  $s_0$  through  $s_{n-1}$  and  $c_n$ .
    - $s_{n-1}$  (2n-1)T
  - Solutions
    - Use the fastest possible electronic technology in implementing the ripple-carry logic design or variations of it.
    - Use an augmented logic gate network structure.





#### Carry-Lookahead Addition

$$S_i = x_i \oplus y_i \oplus c_i$$

$$C_{i+1} = y_i c_i + x_i c_i + x_i y_i$$


$$= x_i y_i + (x_i + y_i) c_i$$

$$G_i = x_i y_i$$
 (generate function for stage i)

$$P_i = x_i + y_i$$
 (propagate function for stage i)

$$C_{i+1} = G_i + P_i C_i$$

### 9.2 Design of Fast Adders



#### Carry-Lookahead Addition


$$P_i = x_i + y_i \qquad \longrightarrow \qquad P_i = x_i \oplus y_i$$

X <sub>i</sub>	$y_i$	x <sub>i</sub> +y <sub>i</sub>	$x_i \oplus y_i$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

if 
$$x_i = 1$$
 and  $y_i = 1$   
 $c_{i+1} = G_i + P_i c_i = 1 + P_i c_i = 1$ 



- Carry-Lookahead Addition
  - A simpler circuit of bit stage





(a) Bit-stage cell






Carry-Lookahead Addition

$$\begin{split} S_i &= x_i \oplus y_i \oplus c_i \\ C_{i+1} &= G_i + P_i c_i \\ &= G_i + P_i (G_{i-1} + P_{i-1} c_{i-1}) \\ &= G_i + P_i G_{i-1} + P_i P_{i-1} c_{i-1} \\ &\cdots \\ &= G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_1 G_0 + P_i P_{i-1} \dots P_0 c_0 \end{split}$$

### 9.2 Design of Fast Adders



- Carry-Lookahead Addition
  - Delays Analysis (n-bit Adder)
    - All carries can be obtained 3 gate delays after the input signal X, Y and c<sub>0</sub> are applied.
    - All sum bits are available 4 gate delays after the input signal X, Y and c<sub>0</sub> are applied.
  - CLA Summary
    - Provide supplemental logic circuits that form a carry signal into each adder stage
      - To accelerate the propagation of carries
      - Carry propagation becomes concurrent instead of sequential





4-bit Carry-Lookahead Adder

$$S_{i} = X_{i} \oplus Y_{i} \oplus C_{i} \qquad i = 0,1,2,3$$

$$C_{1} = G_{0} + P_{0}C_{0}$$

$$C_{2} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$$


$$C_{3} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$

$$C_{4} = G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{0}$$





4-bit Carry-Lookahead Adder




4-bit carry-lookahead adder

### 9.2 Design of Fast Adders




- 4-bit Carry-Lookahead Adder
  - Delays Comparison
    - 4-bit carry-lookahead adder
      - $c_1$   $c_2$   $c_3$   $c_4$  3T
      - $S_1$   $S_2$   $S_3$  4T
    - 4-bit ripple carry adder
      - *C*<sub>4</sub> 8T
      - *S*<sub>3</sub> 7T





- Build Longer Carry-Lookahead Adders
  - The 4-bit carry-lookahead adder design cannot be directly extended to longer operand sizes.








- Build Longer Carry-Lookahead Adders
  - Fan-In Constraints
    - Fan-in: The number of inputs to a logic gate is called its fan-in.
    - Fan-out: The number of gate inputs that the output of a logic gate drives is called its fan-out.
    - Practical circuits do not allow large fan-in and fan-out because they both have an adverse effect on the propagation delay and hence the speed of the circuit.
    - Example: Fan-in of the last AND gate and the OR gate is i+2 in generating c<sub>i+1</sub>.

$$C_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + ... + P_i P_{i-1} ... P_1 G_0 + P_i P_{i-1} ... P_0 C_0$$

### 9.2 Design of Fast Adders

- Build 32-bit Adders with 4-bit Adders
  - Cascade of 8 4-bit Carry-Lookahead Adders



55






- Build 32-bit Adders with 4-bit Adders
  - Cascade of 8 4-bit Carry-Lookahead Adders
    - Calculate the delays in generating sum bits  $s_{28}$ ,  $s_{29}$ ,  $s_{30}$ ,  $s_{31}$ , and  $c_{32}$  in the high-order 4-bit adder.



- Manual Multiplication Algorithm (unsigned & positive signed)
  - Example: M = 1101, Q = 1011, calculate  $P = M \times Q$






- Manual Multiplication Algorithm (unsigned & positive signed)
  - Multiplication of the multiplicand by one bit of the multiplier
    - If the multiplier bit is 1, the multiplicand is entered in the appropriate position to be added to the partial product. If the multiplier bit is 0, then 0s are entered.
  - Note
    - The multiplication product of two n-bit binary integers results in a product of up to 2n bits in length.



- Array Multiplication
  - $M = m_3 m_2 m_1 m_0$   $Q = q_3 q_2 q_1 q_0$


 $p_5 p_4 p_3$ 

•  $P = M \times Q = p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0$ 




 $p_2$ 

59










Bit of outgoing partial product [PP(i+1)]




- Array Multiplication
  - Q: When calculating P = M × Q (M and Q are all n bit unsigned binary numbers), how many FAs and AND gates do we need (using n × n array multiplier)?
  - A:
    - FAs: n(n-1)
    - AND gates: n<sup>2</sup>
    - n=32, 992 FAs, 1024 AND gates
    - n=64, 4032 FAs, 4096 AND gates




Sequential Multiplication





#### Example: M= 1101, Q= 1011, calculate P= $M \times Q$







- How do we handle signed numbers?
  - Convert to unsigned, multiply, then convert back to signed
    - Works but is slow and a bit cumbersome
  - Directly handle the multiplication with the signed numbers
    - Booth algorithm recodes the bits to allow for such a computation.
    - Works with 2's complement numbers directly





- If the operand is negative, how should we do multiplication straightly?
  - Straightforward multiplication will not work in the case of a positive multiplier and a negative multiplicand.
    - Example: M = 1001, Q = 0011, calculate  $P = M \times Q$ 
      - P = 00011011
      - If interpret M, Q, and P as unsigned non-negative numbers, then M = 9, Q = 3, P = 27
      - If interpret M, Q, and P as signed 2's complement numbers, then M = -7, Q = 3, P = 27

- If the operand is negative, how should we do multiplication straightly?
  - Case1: a positive multiplier and a negative multiplicand
    - Example: M= -13, Q= 11,
       calculate P= M×Q

10011		
× 0 1 0 1 1		
1111110011		
$1 \; 1 \; 1 \; 1 \; 1 \; 0 \; 0 \; 1 \; 1$		
$0\ 0\ 0\ 0\ 0\ 0\ 0$		
1110011		
000000		
1101110001		





- If the operand is negative, how should we do multiplication straightly?
  - Case2: a negative multiplier and a negative multiplicand
    - Example: M= 1101, Q= 1011, calculate P= M×Q
      - Straightforward multiplication, P = 10001111
      - If interpret M, Q, and P as unsigned non-negative numbers, then M = 13, Q = 11, P = 143
      - Interpret M, Q, and P as signed 2's complement numbers, then M = -3, Q = -5, P = -113





- If the operand is negative, how should we do multiplication straightly?
  - Case2: a negative multiplier and a negative multiplicand
     0 1 1 0 1
    - Example: M= -13, Q= -11,
       calculate P= M×Q
      - M = 10011, Q = 10101
      - 2's complement of M (-M)
        - **01101**
      - 2's complement of Q (-Q)
        - 01011

```
\begin{array}{c} \times 01011 \\ 00000001101 \\ 000001101 \\ 000000 \\ \hline 0010001111 \\ \end{array}
```





- Booth Algorithm
  - Reducing number of partial products
  - Fewer partial products generated for groups of consecutive 0's and 1's
    - Group of consecutive 0's in multiplier no new partial product – only shift partial product right one bit position for every 0
    - Group of m consecutive 1's in multiplier less than m partial products generated
    - Example: 0011110 = 0100000 0000010
       (decimal notation: 30 = 32 2)





- Booth Algorithm
  - Recoding of a Multiplier

Multiplier		Version of Multiplicand	
Bit i	Bit i-1	Selected by bit i	
0	0	$0 \times M$	
0	1	$+1\times M$	
1	0	$-1\times M$	
1	1	$0 \times M$	





- Booth Algorithm
  - Recoding of a Multiplier
    - Example
      - 00101100111010100
      - 0+1-1+1 0-1 0 +1 0 0 -1+1 -1+1 0 -1 0 0
    - Example

$$01101(+13)$$
 $\times 11010(-6)$ 






- Booth Algorithm
  - Recoding of a Multiplier
    - Example






- Booth Algorithm
  - Hardware Organization
    - As before, the multiplicand and multiplier are placed in the M and Q registers, respectively.
    - There is a 1-bit register placed logically to the right of the least significant bit (Q<sub>0</sub>) of the Q register and designated Q<sub>-1</sub>.
    - The results of the multiplication will appear in the A and Q registers.
    - Control logic scans the bits of the multiplier one at a time. Now, as each bit is examined, the bit to its right is also examined.







**Booth Algorithm** 







- Booth Algorithm
  - Advantages
    - Handle both positive and negative multipliers uniformly.
    - Achieve some efficiency in the number of additions required when the multiplier has a few large blocks of 1s.
    - On average, the speed of doing multiplication with the Booth algorithm is the same as with the normal algorithm.



#### 9.4 Multiplication of Signed Numbers

- Booth Algorithm
  - Advantages






- Multiplication Summary
  - Multiplication involves 2 basic operations: generation of partial products + their accumulation
  - 2 ways to speed up
    - Reducing number of partial products and/or
    - Accelerating accumulation
  - 3 types of high-speed multipliers
    - Sequential multiplier generates partial products sequentially and adds each newly generated product to previously accumulated partial product







- Multiplication Summary
  - 3 types of high-speed multipliers
    - Parallel multiplier generates partial products in parallel, accumulates using a fast multi-operand adder
    - Array multiplier array of identical cells generating new partial products; accumulating them simultaneously
      - No separate circuits for generation and accumulation
      - Reduced execution time but increased hardware complexity






- Manual Division of Positive Integers
  - Example






#### Manual Division of Positive Integers


- Process Description
  - The bits of the dividend are examined from left to right, until
    the set of bits examined represents a number greater than or
    equal to the divisor. Until this event occurs, 0s are placed in
    the quotient from left to right.
  - If the event occurs, a 1 is placed in the quotient and the divisor is subtracted from the partial dividend.
  - From this point on, the division follows a cyclic pattern. At each cycle, additional bits from the dividend are appended to the partial remainder until the result is greater than or equal to the divisor. The divisor is subtracted from this number to produce a new partial remainder.
  - Continue until all the bits of the dividend are exhausted.




**Restoring Division** 


Hardware
















- Non-Restoring Division
  - In restoring division
    - (i-1) step, R<sub>i-1</sub>
    - i step,  $R_{i}' = 2R_{i-1} M$ 
      - $R_i' > 0$ ,  $Q_0 = 1$ ,  $R_i = R_i'$
      - $R_i$ ' < 0,  $Q_0 = 0$ ,  $R_i = R_i$ ' + M
    - (i + 1) step,  $R_{i+1}$ '=  $2R_i M$ 
      - $R_i' > 0$ ,  $R_i = R_i'$ ,  $R_{i+1}' = 2R_i' M \longrightarrow A = 2A M$
      - $R_i$ ' < 0,  $R_i = R_i$ ' + M,  $R_{i+1}$ ' =  $2(R_i$ ' + M) M=  $2R_i$ ' + M



#### Example







- Non-Restoring Division
  - Note
    - There are no simple algorithms for directly performing division on signed operands that are comparable to the algorithms for signed multiplication.
    - In division, the operands can be processed to transform them into positive values.
    - After using one of the algorithms (restoring division or nonrestoring division), the results are transformed to the correct signed values, as necessary.



- What can be represented in n bits?
  - Unsigned: 0 ~ 2<sup>n</sup>-1
  - 2's complement: -2<sup>n-1</sup> ~ 2<sup>n-1</sup>-1
  - But, what about?
    - Very large number?
      - 9,349,398,989,787,762,244,859,087,678
    - Very small number?
      - 0.0000000000000000000000045691
    - Fractional values? 0.35
    - Mixed numbers? 10.28
    - Irrationals(无理数)?π




- Number Format
  - According to whether the position of binary point is fixed, there are two number formats:
    - Fixed-point numbers
      - E.g., integers, have an implied binary point at the right end of them.
    - Floating-point numbers




- Fixed-point Representation
  - A fixed-point notation is any number in which the number of bits to the right of the binary point does not change.
    - Unsigned integers: With no bits to the right of the binary point.
    - Signed integers: With no bits to the right of the binary point.
    - Signed fractions: The binary point is to the right of the sign bit.




- Fixed-point Representation
  - Let  $X = x_n ... x_0$  be a fixed-point number



- Interpret X as a pure fraction
  - The binary point is between x<sub>n</sub> and x<sub>n-1</sub>.
  - Range:  $-1 \le V(X) \le 1 2^{-n}$
- Interpret X as an integer
  - The binary point is to the right of x<sub>0</sub>.
  - Range:  $-2^n \le V(X) \le 2^n 1$



- Fixed-point Representation
  - Limitation
    - Very large integers can not be represented, nor can very small fractions.
    - Example: Consider the range of values representable in a 32-bit, signed, fixed-point format.
      - Interpreted as integers  $-2^{31} \le V(X) \le 2^{31} 1$  $V(X) \in [-2.15 \times 10^9, 0], [0, +2.15 \times 10^9]$
      - Interpreted as fractions  $-1 \le V(X) \le 1 2^{-31}$  $V(X) \in [-1, -4.55 \times 10^{-10}], [+4.55 \times 10^{-10}, +1]$



- Fixed-point Representation
  - Limitation
    - Example: Consider the range of values representable in a 32-bit, signed, fixed-point format.
      - In scientific calculations
        - Avogadro's constant

$$6.0247 \times 10^{23} \text{ mol}^{-1} = 0.60247 \times 10^{24} \text{ mol}^{-1}$$

Planck's constant

$$6.6254 \times 10^{-27} \text{ erg.s} = 0.66254 \times 10^{-26} \text{ erg.s}$$




- Floating-point Representation
  - The position of the binary point is variable and is automatically adjusted as computation proceeds.
  - The position of the binary point must be given explicitly in the floating-point representation.
  - Exponential Notation
    - The following are equivalent representations of 1,234

```
123,400 0 x 10<sup>-2</sup>
12,340 0 x 10<sup>-1</sup>
1,234 0 x 10<sup>0</sup>
123,4 x 10<sup>1</sup>
12 34 x 10<sup>2</sup>
1,234 x 10<sup>3</sup>
0,1234 x 10<sup>4</sup>
```

The representations differ in that the decimal place – the "point" -- "floats" to the left or right (with the appropriate adjustment in the exponent).




- Floating-point Representation
  - Parts of a floating-point number





- Floating-point Numbers in Computers
  - Numerical Form
    - (-1)<sup>S</sup> M 2<sup>E</sup>
      - Sign bit S determines whether number is negative or positive
      - Mantissa M, a fraction in sign-magnitude or 2's complement representation, containing the significant digits
      - Exponent E, in 2's complement or biased notation, the power of base
  - Encoding






- Floating-point Numbers in Computers
  - Excess or Biased Notation
    - A negative exponent in 2's complement looks like a large exponent.
    - A fixed value is subtracted from the exponent field to get the true exponent.
    - $E' = E + (2^{k-1} 1)$ 
      - E is the actual exponent
      - k is the number of bits in the exponent.
    - Note
      - When the bits of a biased representation are treated as unsigned integers, the relative magnitudes of the numbers do not change.

Decimal Representation	Biased Representation	Two's complement representation
+8	1111	_
+7	1110	0111
+6	1101	0110
+5	1100	0101
+4	1011	0100
+3	1010	0011
+2	1001	0010
+1	1000	0001

±0	0111	0000
- 1	0110	1111
- 2	0101	1110
- 3	0100	1101
- 4	0011	1100
- 5	0010	1011
- 6	0001	1010
- 7	0000	1001
- 8	_	1000




- Floating-point Numbers in Computers
  - Normalization
    - By convention, the number which decimal point is placed to the right of the first (nonzero) significant digit is called to be normalized.
      - 1.0×10<sup>-9</sup> √(a normalized scientific notation)
         0.1×10<sup>-10</sup> ×
    - In normalized binary, the most significant bit of the mantissa is always equal to 1.
      - $\pm$  0.1bbb...b  $\times$  2<sup>E</sup> (b is either 0 or 1)
      - Example
        - $\sim$  0.0110 imes 2 $^6$  imes
        - $0.110 \times 2^5$




- IEEE 754 Standard
  - IEEE: Institute of Electrical and Electronics Engineers
  - Most common standard for representing floating point numbers.
  - Established in 1985 as uniform standard for floating point arithmetic
  - This standard was developed to facilitate the portability of programs from one processor to another and encourage the development of sophisticated, numerically oriented programs.
  - Supported by all major CPUs



- IEEE 754 Standard
  - Single Precision Format (32 bits)



- S, sign of the number: 0 signifies +, 1 signifies -.
- E' (the excess-127 format), exponent of the scale factor
  - Note that the value actually stored in the exponent field is an unsigned integer.
  - Assume that E is the signed exponent, then E'= E+127, 0≤ E'
     ≤ 2<sup>8</sup> 1 =255 (E'=0 and E'=255 are used to represent
     special values, 1≤ E' ≤ 254 → -126 ≤ E ≤ 127)




- IEEE 754 Standard
  - Single Precision Format (32 bits)
    - M, mantissa (the sign-magnitude format)
      - Note that the most significant bit of mantissa is not explicitly represented. It is assumed to be to the immediate left of the binary point.
      - Value =  $\pm 1.M \times 2^{E'-127}$
      - Example

Value =  $1.001010...0 \times 2^{-87}$ 



- IEEE 754 Standard
  - Double Precision Format (64 bits)



- S, sign of the number: 0 signifies +, 1 signifies -.
- E' (the excess-1023 format), exponent of the scale factor
  - Assume that E is the signed exponent, then E'= E+1023, 0≤ E' ≤ 2<sup>11</sup> – 1 =2047 (E'=0 and E'=2047 are used to represent special values, 1≤ E' ≤ 2046 → -1022 ≤ E ≤ 1023 )
- M, mantissa (the sign-magnitude format)
  - Value =  $\pm 1.M \times 2^{E'-1023}$



- IEEE 754 Standard
  - A computer must provide at least single-precision representation to conform to the IEEE standard.
  - Double-precision representation is optional.
  - Extended single-precision (more than 32 bits)
     /Extended double-precision (more than 64 bits)
    - Help to reduce the size of the accumulated round-off error in a sequence of calculations.
    - Enhance the accuracy of evaluation of elementary functions such as sine, cosine, and so on.
  - Trade-off between "accuracy" and "range"
    - Increasing the size of mantissa enhances accuracy.
    - Increasing the size of exponent increases the range.



- IEEE 754 Standard
  - Special Values
    - Zero
      - S = 0/1, E' = 0, M = 0

Value = 
$$\pm 0$$

- Infinity
  - Operation that overflows
  - E.g., 1.0/0.0 = + infinity
  - S = 0/1, E' = 255 or 2047, M = 0 Value =  $\pm$  infinity
- NaN (Not a Number)
  - A NaN is the result of performing an invalid operation such as 0/0 or taking the square root of a negative number.
  - Also, compiler may assign the value NaN to uninitialized variables.
  - S = 0/1, E' = 255 or 2047, M ≠ 0 Value = NaN



- IEEE 754 Standard
  - Special Values
    - Denormal Numbers
      - There is no implied 1 to the left of the binary point.
      - Numbers very close to 0.0
      - Lose precision as get smaller
      - "Gradual underflow"
      - $S = 0, E' = 0, M \neq 0$ 
        - Value =  $\pm$  0.M  $\times$  2<sup>-126</sup>
        - Value =  $\pm$  0.M  $\times$  2<sup>-1022</sup>




- IEEE 754 Standard
  - Special Values Summary

Normalized:	<u>+</u>	0 <e<max< th=""><th>Any bit pattern</th></e<max<>	Any bit pattern
Denormalized:	<u>±</u>	0	Any nonzero bit pattern
zero:	<u>+</u>	0	0
Infinity:	±	111	0
NaN:	<u>+</u>	111	Any nonzero bit pattern



- IEEE 754 Standard
  - Special Values Summary





- Arithmetic Operations On FP Numbers
  - Addition and Subtraction
    - Alignment
      - If their exponents differ, it is necessary to manipulate the two summands so that the two exponents are equal.
      - Example: Decimal addition  $(123 \times 10^{0}) + (456 \times 10^{-2})$   $(123 \times 10^{0}) + (456 \times 10^{-2}) = (123 \times 10^{0}) + (4.56 \times 10^{0})$  $= 127.56 \times 10^{0}$
      - The alignment is achieved by shifting the magnitude portion of the mantissa right 1 digit and incrementing the exponent until the two exponents are equal. (小阶向大阶看齐)



- Arithmetic Operations On FP Numbers
  - Addition and Subtraction
    - Add/Subtract Rule (for IEEE single precision)
      - ① Choose the number with the smaller exponent and shift its mantissa right a number of steps equal to the difference in exponents.
      - ② Set the exponent of the result equal to the larger exponent.
      - ③ Perform addition/subtraction on the mantissas and determine the sign of the result.
      - 4 Normalize the resulting value, if necessary.



- Arithmetic Operations On FP Numbers
  - Multiplication and Division
    - Multiply Rule (for IEEE single precision)
      - ① Add the exponents and subtract 127.
      - ② Multiply the mantissas and determine the sign of the result.
      - ③ Normalize the resulting value, if necessary.
    - Divide Rule (for IEEE single precision)
      - ① Subtract the exponents and add 127.
      - ② Divide the mantissas and determine the sign of the result.
      - ③ Normalize the resulting value, if necessary.



- Problems Considerable in FP Arithmetic
  - Guard bits
    - The additional bits retained in the mantissa are referred to as guard bits.
    - The guard bits are used to pad out the right end of the mantissa with 0s.
    - It is important to retain guard bits during the intermediate steps. This yields maximum accuracy in the final results.
    - Example: X= 1.00...00 × 2¹, Y= 1.11...11 × 2⁰
       (X and Y are all in IEEE single precision format).
       Calculate Z= X Y



- Problems Considerable in FP Arithmetic
  - Guard bits
    - Example
      - Without guard bits

$$X = 1.000...00 \times 2^{1}$$

$$-Y = 0.111...11 \times 2^{1}$$

$$Z = 0.000...01 \times 2^{1}$$

$$= 1.000...00 \times 2^{-22}$$

With guard bits

$$X = 1.000...00 \quad 0000 \times 2^{1}$$
 $-Y = 0.111...11 \quad 1000 \times 2^{1}$ 
 $Z = 0.000...00 \quad 1000 \times 2^{1}$ 
 $= 1.000...00 \quad 0000 \times 2^{-23}$ 



- Problems Considerable in FP Arithmetic
  - Truncation
    - Chopping
      - Remove the guard bits and make no changes in the retained bits.
      - Example: Truncate 0.b<sub>-1</sub>b<sub>-2</sub>b<sub>-3</sub> 010 to three bits.
        - $0.b_{-1}b_{-2}b_{-3} 010 \rightarrow 0.b_{-1}b_{-2}b_{-3}$
        - Actually, all fractions in the range  $0.b_{-1}b_{-2}b_{-3}$  000 to  $0.b_{-1}b_{-2}b_{-3}$ 111 are truncated to  $0.b_{-1}b_{-2}b_{-3}$ .
        - The error range in the 3-bit result is from 0 to 0.000111.
      - Error Range
        - The error range in chopping is from 0 to almost 1 in the least significant position of the retained bits.



- Problems Considerable in FP Arithmetic
  - Truncation
    - Von Neumann Rounding
      - 1 If the bits to be removed are all 0s, they are simply dropped, with no changes to the retained bits.
      - ② If any of the bits to be removed are 1, the least significant bit of the retained bits is set to 1.
      - Example: Truncate 0.b<sub>-1</sub>b<sub>-2</sub>b<sub>-3</sub> 000 0.b<sub>-1</sub>b<sub>-2</sub>b<sub>-3</sub> 111 to three bits.

        - $20.b_{-1}b_{-2}b_{-3} 001 0.b_{-1}b_{-2}b_{-3} 111 \rightarrow 0.b_{-1}b_{-2}1$
      - Error Range
        - The error range in Von Neumann rounding is between 1 and +1 in the LSB position of the retained bits.



- Problems Considerable in FP Arithmetic
  - Truncation
    - Rounding (Round to the nearest number)
      - A 1 is added to the LSB position of the bits to be retained if there is a 1 in the MSB position of the bits being removed.
      - Example: Truncate  $0.b_{-1}b_{-2}b_{-3}$   $000 0.b_{-1}b_{-2}b_{-3}$  111 to three bits.
        - $10.b_{-1}b_{-2}b_{-3}000 0.b_{-1}b_{-2}b_{-3}011 \rightarrow 0.b_{-1}b_{-2}b_{-3}$
        - $20.b_{-1}b_{-2}b_{-3} 101 0.b_{-1}b_{-2}b_{-3} 111 \rightarrow 0.b_{-1}b_{-2}b_{-3} + 0.001$
        - ③ 0.b<sub>-1</sub>b<sub>-2</sub>b<sub>-3</sub> 100 (tie situation): Choose the retained bits to be nearest even number.

$$0.b_{-1}b_{-2}0100 \rightarrow 0.b_{-1}b_{-2}0$$
  
 $0.b_{-1}b_{-2}1100 \rightarrow 0.b_{-1}b_{-2}1 + 0.001$ 



- Problems Considerable in FP Arithmetic
  - Truncation
    - Rounding (Round to the nearest number)
      - Error Range
        - The error range is  $-\frac{1}{2}$  to  $+\frac{1}{2}$  in the LSB position of the retained bits.
      - Rounding achieves the closest approximation to the number being truncated and is an unbiased technique.
      - Rounding is the default mode for truncation specified in the IEEE floating-point standard.



- Problems Considerable in FP Arithmetic
  - Normalization
    - If a number is not normalized, it can always be put in normalized form by shifting the mantissa and adjusting the exponent.
    - Example:
      - 0 10001000 0010110...

(There is no implicit 1 to the left of the binary point)

Value =  $+0.0010110... \times 2^9$ 

0 10000101 0110 ...

Value =  $+1.0110... \times 2^{6}$ 




- Problems Considerable in FP Arithmetic
  - Overflow
    - As computation proceed, a number that does not fall in the representable range of normal numbers might be generated.
    - Exponent Overflow
      - A positive exponent exceeds the maximum possible exponent value.
      - Example: In IEEE single precision, E > 127
      - In some systems, it may be designated as plus infinity or minus infinity.
    - Exponent Underflow
      - A negative exponent is less than the minimum possible exponent value.
      - Example: In IEEE single precision, E < -126</li>
      - This means that the number is too small to be represented, it may be reported as 0.



- Problems Considerable in FP Arithmetic
  - Overflow
    - Mantissa Overflow
      - The addition of two mantissas of the same sign may result in a carry out of the most significant bit.
      - If so, the mantissa of the result is shifted right and the exponent is incremented.
    - Mantissa Underflow
      - In the process of aligning exponent, digits may flow off the right end of the mantissa.
      - This can be resolved by using guard bits and some method of truncation.



- Implementing Floating-Point Operations
  - Implementation Methods
    - Software Routines
    - Hardware Routines
      - Computers will provide machine instructions for floatingpoint operations.
      - Note
        - In either case, the computer must be able to convert input and output from and to the use's decimal representation of numbers.
  - Example of Hardware Implementation
    - 32-bit operands , {A: S<sub>A</sub>, E<sub>A</sub>', M<sub>A</sub>}, {B: S<sub>B</sub>, E<sub>B</sub>', M<sub>B</sub>}



#### Summary



- Integer Representation
  - unsigned integer
    - non-negative
    - 2's-complement
  - signed integer
    - signed-magnitude
    - 1's-complement
    - 2's-complement
  - Converting between different bit lengths
    - signed-magnitude numbers
    - signed 2's-complement number
  - Rules of Addition and subtraction of signed numbers (2 's-complement form)
    - Addition
    - Subtraction

#### Summary



- Arithmetic overflow (2 's-complement form)
- 1-bit Full-adder
- n-bit ripple-carry Adder
  - Propagation delay of n-bit ripple-carry Adder
- Carry-lookahead addition
- Sequential multiplication (Unsigned Multiplication)
- Booth algorithm (Signed Multiplication)
- Restoring division or non-restoring division
- IEEE 754 Floating-Point number
- Addition, subtraction, multiplication, and division of FP
- Guard bits, truncation, normalization, overflow of FP

#### Homework



- 9.1
- 9.6
- 9.9 (a)
- 9.20
- 9.21
- 9.22
- 9.32