Skip to content
View Yusufsh27's full-sized avatar
Block or Report

Block or report Yusufsh27

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Video-Compression Video-Compression Public

    Using my knowledge of Video Compression, I developed a script to compress videos using motion compensation and discrete cosine transform (DCT) techniques. I Calculated motion vectors between succes…

    MATLAB 2

  2. InvestmentPortfolioTracker InvestmentPortfolioTracker Public

    Developed an ASP.NET MVC application that keeps track of a user's various cryptocurrency portfolios. Used a Google+ OIDC API to externally vallidate a user's login; and a mongoDb database to store …

    C# 2

  3. C-Alarm-Clock-GUI C-Alarm-Clock-GUI Public

    Developed a C# application for an Alarm clock interface that allowed user to setup alarms, appointments, and a To-do list. The interface incorporated a digital clock, picture library, and buttons t…

    C#

  4. 4x4VerilogKeypad 4x4VerilogKeypad Public

    Integrated a 4x4 Keypad to an FPGA in Verilog code. An FPGA is similar to that of a microcontroller, but rather than having the processor jump from one part of the code to another simulating parall…

    HTML

  5. Best-path-end-to-end-in-a-233-Hexagon-array Best-path-end-to-end-in-a-233-Hexagon-array Public

    Developed a C++ program that reads a text file with 233 random numbers ranging from 1-999. The program would then place a number inside each of the 233 hexagons correspondingly. We then developed a…

    C++

  6. Single-Cycle-Processor Single-Cycle-Processor Public

    Developed the computer architecture for a single cycle processor in Verilog. The design consisted of an instruction memory buffer, register file, arithmetic logic unit, data memory buffer, control …

    C