

- 1) Design a sequential circuit using RS-FF that has 1 data input ( $w$ ) and 1 data output ( $z$ ). The output  $z$  will become 1 if in the last 3 clock cycles the number of 1s on the input  $w$  is greater than 1. Draw the FSM diagram and write / simulate the Verilog code to verify it.

→  $S_0$ :-

For above condition, we are going to implement a Mealy State machine having four states  $S_0, S_1, S_2, S_3$  and do the state assignment as:-

$$S_0 = 00$$

$$S_1 = 01$$

$$S_2 = 10$$

$$S_3 = 11$$

Following is the state diagram to achieve the required output i.e. 1 if 2 or more preceding bits are '1' in a sequence.




Fig:- State diagram of given problem.

Here, we want to implement it using SR flip flops. So, the excitation table of SR flip flop is:-

$S$	$S^+$	$S$	$R$
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

State table:-

Present state		Input	Next state		Output	flip flop input func			
$Q_A$	$Q_B$	$w$	$Q_A^+$	$Q_B^+$	$z$	$S_A$	$R_A$	$S_B$	$R_B$
0	0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	0	X	1	0
0	1	0	1	0	0	1	0	0	1
0	1	1	1	1	1	1	0	X	0
1	0	0	0	0	0	0	1	0	X
1	0	1	0	1	1	0	1	1	0
1	1	0	1	0	1	X	0	0	1
1	1	1	1	1	1	X	0	X	0

Now, following are the respective Kmaps of  $S_A, R_A, S_B, R_B$  and  $z$  with respect to  $Q_A, Q_B$  and  $w$ .

For  $S_A$ ,

$Q_A \backslash Q_B w$	00	01	11	10
0	0	0	1	1
1	0	0	X	X

$$\text{Hence, } S_A = Q_B$$

For  $R_A$ ,

$Q_A \backslash Q_B w$	00	01	11	10
0	X	X	0	0
1	1	1	0	0

$$\text{Hence, } R_A = \overline{Q_B}$$

For  $S_B$ ,

$Q_A \backslash Q_B w$	00	01	11	10
0	0	1	X	0
1	0	1	X	0

$$\text{Hence, } S_B = w$$

For  $R_B$ ,

$Q_A \backslash Q_B w$	00	01	11	10
0	X	0	0	1
1	X	0	0	1

$$R_B = \overline{w}$$

For  $z$ ,

$Q_A \backslash Q_B w$	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$z = Q_A w + Q_B w + Q_A Q_B$$



Following is the circuit for its implementation:-




Fig:- ~~Alarm~~ Circuit to detect more than 1 highs in last 3 bits with overlap.

Note:- The verilog code and simulation is attached in the Labport.  
- As Experiment 3 (Digital Simulation Using ModelSim).

2) Design the 4 bit 2421 code to 53-1-1 code and write verilog HDL using case statement.

Ans:

Following table shows the conversion of 2421 code to 53-1-1.

Let the bits representing 2421 are  $A_0 A_1 A_2 A_3$  and 53-1-1 are  $B_0 B_1 B_2 B_3$

Here, the maximum number represented by the system corresponds to 9 in BCD.

2421 Code				53-1-1 code				BCD
$A_0$	$A_1$	$A_2$	$A_3$	$B_0$	$B_1$	$B_2$	$B_3$	
0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	1	1
0	0	1	0	0	1	1	0	2
0	0	1	1	1	0	1	1	3
0	1	0	0	1	0	1	0	4
1	0	1	1	1	0	0	0	5
1	1	0	0	1	1	1	1	6
1	1	0	1	1	1	1	0	7
1	1	1	0	1	1	0	0	8

All other cases simply don't exist. Hence, can be treated as don't cares.

The K-Map for  $B_0, B_1, B_2, B_3$  are:-

For  $B_0$ :

$A_0 A_1$	$A_2 A_3$			
	00	01	11	10
00	0	0	1	0
01	1	1	1	1
11	X	X	X	X
10	1	X	X	X

$$B_0 = A_2 A_3 + A_0 + A_1$$

For  $B_1$ :

$A_0 A_1$	$A_2 A_3$			
	00	01	11	10
00	0	1	1	0
01	0	0	1	1
11	X	X	X	X
10	1	X	X	X

$$B_1 = A_0 + \bar{A}_1 A_3 + A_1 A_2$$

For  $B_2$ ,

$A_0A_1$	$A_2A_3$			
	00	01	11	10
00	0	1	1	1
01	1	0	1	1
11	X	X	X	X
10	0	X	X	X

$$B_2 = A_2 + A_1\bar{A}_3 + \bar{A}_1A_3$$

For  $B_3$ ,

20BDS0405

$A_0A_1$	$A_2A_3$			
	00	01	11	10
00	0	1	1	0
01	0	0	0	1
11	X	X	X	X
10	0	X	X	X

$$B_3 = A_1A_2\bar{A}_3 + \bar{A}_1A_3$$


Hence, the required functions to be simulated in verilog are:-

$$B_0 = A_0 + A_1 + A_2A_3$$

$$B_1 = A_0 + A_1A_2 + \bar{A}_1A_3$$

$$B_2 = A_2 + A_1\bar{A}_3 + \bar{A}_0\bar{A}_1A_3$$

$$B_3 = A_1A_2\bar{A}_3 + \bar{A}_1A_3$$





Verilog Code:-

// To Convert from 2421 code to 53-1-1 Code.

// Consider 2421 as Code A and 53-1-1 as code B for simplicity.

```

module A2B (input [3:0] A, output [3:0] B);
  assign B[0] = A[0] | A[1] * (A[2] & A[3]);
  assign B[1] = A[0] | (A[1] & A[2]) | (~A[1] & A[3]);
  assign B[2] = A[2] | (A[1] & ~A[3]) | (~A[0] & ~A[1] & A[3]);
  assign B[3] = (A[1] & A[2] & ~A[3]) | (~A[1] & A[3]);
endmodule

```

Note:- The verilog simulation along with above code is attached in lab part of Experiment 9 (Digital Simulation with ModelSim).

③ How to construct an asynchronous MOD-5 counter.  
 MOD-5 Counter.  
 MOD-7 Counter.  
 MOD-12 Counter.

① MOD-5 Counter.




Fig:- MOD-5 Counter (Asynchronous)

The mod-5 counter can be designed like this. Here, we have 3 asynchronous JK flip-flops whose outputs is fed to a NAND gates by complementing the middle one. Hence, MOD-5 counter can be realized.

② MOD-7 Counter.




Fig:- MOD-7 Counter (Asynchronous).

In this way, the MOD-7 counter can be designed by feeding the outputs of each flip-flops to a 3 input NAND gate and then subsequently feeding into the clear inputs of the flip-flops. When  $A, B, C = 1, 1, 1$ , NAND gives low output and the flip-flops are cleared thus resetting count to 0. In this way, it can count upto 6 as a MOD-7 Counter.

© MOD-12 Counter.




Fig:- MOD-12 Counter (Asynchronous Counter).


Here, ~~if~~ we have implemented MOD-12 asynchronous counter by using 4 bits counter (4 flip-flops). The outputs C and D are fed to NAND such that when both C and D are 1,1, the NAND gives low output thus clearing all the flip-flops and the counting process starts over again and reaches upto 11 and again clears at 12 and the cycle continues.

In this way, MOD-12 asynchronous counter can be constructed.



20BDS0405

4) The following is a MOD-? Counter.



Ans:- The above given counter is a MOD-60 counter.

Without NAND gate on clear, it could count upto 63 as a MOD-64 counter. But, since NAND is applied and input is given from C, D, E, F, the whole circuit will set to clear when C, D, E, F = 1.

$$\text{i.e. } 2^5 + 2^4 + 2^3 + 2^2 = 60$$

Hence, the counter resets at 60 by counting upto 59.

So, it is a MOD-60 counter.