USN

14CS45

Fourth Semester B.E. Degree Examination, April/May 2016 Computer Science and Engineering Computer Organization and Architecture (14CS45)


Max. Marks:100

Time:3Hrs dructions:

1. Answer one full question from each unit. Answer on Data can be suitably assumed.
 Any missing Data can be suitably assumed.

11	me:3	gions: 2. Any missing wherever necessary.		
In	STruc	2. Any missing Data 2. Any missing Data 3. Draw neat diagrams wherever necessary. 3. Draw neat diagrams wherever necessary.		CO; BL
		Discuss how the performance of a computer can be measured. What are the measures to improve the performance of a computer? measures to improve the performance of a computer?	08 Marks	3;2
		Discuss to improve the performance of a computer:	04 Marks	2;1
1.	a.	THE STATE OF THE S	08 Marks	2;2
		Discuss now measures to improve the performance of a computer?		
	þ.	Briefly discuss Pipelining and superscalar operation Briefly discuss Pipelining and superscalar operation Briefly discuss different interrupt priority schemes. Discuss different functional units of a computer mention function of the processor		
	C-	Showing different	08 Marks	2;2
2.	a.	isters		
		110		
		i) MAR	06 Marks	2;1
		iii) IR Explain exceptions with suitable examples. Explain exceptions and Disabling of interrupts.	06 Marks	2;1
	b.	Explain exceptions with suitable examples. Explain exceptions with suitable examples. UNIT-II		
	C.	Describe Line UNIT-II	08 Marks	2;1
		Describe serial interface with neat diagram Describe serial interface with neat diagram	08 Marks	2;2
3.	a.	Describe serial interface was a summarize multilevel memories Summarize and miss rate	04 Marks	
J.	b.	Summarize multirevolusion of the	08 Marks	2;1
	C.	Describe hit rate and miss rate Describe Replacement algorithm with suitable examples. Describe Replacement algorithm on speed, size and cost	08 Marks	2;2
4.	a.	Describe Replacement algorithm with suitable examples. Describe Replacement algorithm with suitable examples. Classify memory hierarchy depending on speed, size and cost Classify memory disadvantages of PCI bus	04 Marks	2;1
7,	b.	Classify memory hierarchy depending Classify hierarchy hierarchy depending Classify hierarchy depending Classify hierarchy hierarchy depending Classify hierarchy hierarchy depending Classify hierarchy		
	C.	UNIT-III What do you mean by virtual memory? Explain virtual address translation in	08 Marks	3;2
		That do you mean by virtual memory: Explain	07 Marks	3;2
5.	a.	virtual memory.	05 Marks	3;1
	L .	Explain a 4-bit carry look ahead adder. Explain a 6-bit carry look ahead adder.		3:2
	b.		10 Marks	
	C.	With an example, explain the Booth algorithm	10 Marks	3;3
6.	2.	Discuss the following:		
	b.	Discuss the following: i) IEEE standard for floating point numbers i) lition-subtraction logic network.		
		"\ Dimary 2ddl Lluli Bus	08 Marks	2;1
		and micro-programmed control	07 Marks	2;3
7.	a.	Write the differences between hard-wired and micro-programmed control	05 Marks	2;2
	b.	D'asses the everyllion of the series	08 Marks	3;2
	C.	W. A. on incitile Light	06 Marks	2;3
8.	a.			2;2
	b.	Describe 3-bus organization with suitable diag. Write the micro routine for the "branch < 0" instruction. When idea of instruction pipelining	06 Marks	
	C.	Write the micro routine for the branch With suitable examples illustrates the idea of instruction pipelining		5.4
		UNIT-V	10 Marks	5;1 5;1
9.		. 11	10 Marks	
d.	a.	Describe parallel I/O ports with diagram Describe Digital camera application with a block diagram.	12 Marks	5;1
in	b.	Describe Digital camera application with block diagram.	08 Marks	5;1
10.				
	D.	Describe processor chips for embedded appearing Describe single microcontroller with schematic diagram.		

Page 1 of 1




Fourth Semester B.E. Degree Examination, April / May 2017
Computer Science and Engineering Computer Organization and Architecture (140845)

	ای	Computer Organization and Architecture (14CS45)			
14	w.	Computer Com	May M	arks:100	
		1. Answer one full question from each unit. UNIT-I 2. Any missing Data can be suitably assumed. UNIT-I 2. Any missing Data can be suitably assumed.	1410171 141	ark5:100	
		Data can be suitably assumed.			
		1. Ans missing Dutter UNIT-I		CO; BL	
		C		CO, DL	
105	MAC	eccerent functional IR	08 Marks	1;2	
J/r		Showing PC II) PC II) of a simple circuit expans	08 Marks	1;3	
1.	2.	regist the help of	04 Marks	1;2	
1.	þ.	imples exception arformance of a computer can be measured. What are the measures	09 Marks	1;3	
	c.	Discuss how the performance of a computer? to improve the performance of a computer? to improve the performance of a computer? UNIT-II How single bus structure used to interconnect functional units in computer system. UNIT-II	06 Marks	1;3	
		Discussion of the perfect of the per	05 Marks	1;2	
2.	a.	to implement diagram used to interconnect the property of the			
		With angle bus see	08 Marks	2,3;2	
	C.	How surface with a block diagram.	04 Marks	2,3;2	
	U	lain serial interlaces and disadvantages of PCI bus.	08 Marks	2,3;2	
	a.	How sings Explain serial interface with a block diagram.			
3.	b.	Explain serial piscuss the advantages and disadvantages and disadvantages and disadvantages the advantages and disadvantages the advantages and disadvantages the piscuss the multilevel memory.	06 Marks	2,4;2	
	C.	Explan			
		Paraphase on Hit rate			
4.	a.	i) Miss penalty ii) Miss memory hierarchy based on Describe the memory hierarchy based on		2,3;2	
		the the memory mercan	09 Marks	2,0,-	
	b.	Describe Speed			
		Size Size methods of	05 Marks	2,3;2	
		Cost Cost Controller. Also explain the centralised	05 Marins		
		i) Size ii) Cost iii) Cost Explain the significance of DMA controller. Also explain the centralised methods of UNIT-III			
	C.	Explain to bus arbitration. UNIT-III bus arbitration of virtual memory.	08 Marks	3;2	
		bus and an organization of virtual memory.	08 Marks	3;6	
		With a neat block diagram, explain organization of virtual memory. With a neat block diagram, explain organization of virtual memory. Design a 16 bit carry look ahead adder from 4 bit adders. Design a 16 bit carry look ahead adder from 1 bit addition and subtraction unit.	04 Marks	3;1,2	
5.	a.	With a neat block diagram, explain a floating point addition and subtraction unit. Explain, IEEE standard for floating point addition and subtraction unit.	08 Marks	3;3	
	b.	Design a IEEE standard for noating point addition and subtraction units	08 Marks	3;2,3	
	C.	Explain, block diagram, explain a Hoating Policy the circuit for integer division.	04 Marks	3;2	
6.	a.	Design a 16 bit carry look ahead despected and Design a 16 bit carry look ahead despected and the Design a 16 bit carry look ahead despected and subtraction unit. Explain, IEEE standard for floating point addition and subtraction unit. Using a neat block diagram, explain the circuit for integer division. With the help of the block diagram, explain the circuit for integer division.			
	b.	With the help of the block and transactions. Explain Guard bits and transactions. UNIT-IV			
	C.	Explain Guard bits and transaction UNIT-IV	08 Marks	4;2	
		a micro-programmed control.	08 Marks	4;3 4:3	
		Write the differences between hardwired and micro-programmed control. Write the differences between hardwired and micro-programmed control.	04 Marks	4,5	
1.	a.	Write the differences between hardwired and the diagram. Describe 3-bus organization with suitable diagram. On the differences between hardwired and diagram. Describe 3-bus organization with suitable diagram.	08 Marks	4;3	
ľ	b.	Describe 3-bus organization with suitable and suitable an	07 Marks	4;2	
-	2	Write the micro routing	05 Marks	4;3	
. 6	a,	Write the control sequence for the execution of the Endewise Minimum of the En			
i	0,	Discuss single bus organization of the idea of instruction pipeling			
(), ·	Write the control sequence for the line of data path inside a problem of data path inside a pa			
		UNIT-V			
			10 Marks	4;2	
		. 11 1 contam	10 11,0		
0	1.	Explain the following embedded system			

Explain the following embedded system

Digital camera i)

ii) Home telemetry



USN

Supplementary Semester End Examination, July 2017 Fourth Semester

Computer Science and Engineering Computer Organization and Architectur


	Supplemental Fourth Semester Fourth Semester		
54	Computer Science and Engineering		
,	Organization and Architecture (1465)		
	Computer Com	Max. Ma	arks:10
	1. Answer one full question from each unit. UNIT-I 2. Any missing Data can be suitably assumed. UNIT-I		
	1. Answersing Data can be LINIT-I		
4	ons: 2. Any in a context developments from first govern		CO; B
HCP	1. Answering Data Can't UNIT-I 2. Any missing Data Can't UNIT-I 3. Any missing Data Can't UNIT-I 4. Any missing Data Can't UNIT-I 5. Any missing Data Can't Unit-I 5. Any missing Data Can't Unit-I 6.	08 Marks	
	Explain the history of compared to fourth the history of compared to fourth generation. generation. generation the accessing of Input / Output devices. generation to fourth to fourth to fourth the accessing of Input / Output devices.		1;2
	Explain the Explain of Input / Output devices. generation. generation the accessing of Input / Output devices. generation the accessing of Input and output operations. Summarize input and output operations. Discuss basic input and following Discuss basic input and output operations.	06 Marks	1;2
		06 Marks	1;1,2
	Discuss basic input and output of Discuss basic input and Discuss basi		
p.	Discussions of the functions of the function of the functions of the funct		
G.	Describe	05 Marks	1;1
2.	MAR	oo marks	1,1
	b) MDR		
	c) MDR IR d) IR GPR e) the neat block diagram, explain any two methods for handling multiple I/O Using		
	d) GPR diagram, explain any two methods for handling multiple 1/0	10 Marks	1;3
	e) the neat block the		
	Using the	05 Marks	1:4
p.	devices the following the clar operations	US Marks	.,.
c.	Compare the Pipelining and scalar operation of Pipelining and Scalar operation set i) CISC and RISC Instruction set UNIT-II		
,,	i) CISC and RISC Instruction UNIT-II ii) UNIT-II Showing the possible register configurations in DMA interface explain direct		
	u) register configurations in DMA interface explain direct	08 Marks	2;2
	the possible register	08 Marks	2;3
a.	Showing the possible some of a computer can be showing the possible some of a computer can be showing the possible some of a computer can be shown as the overall performance of a computer can be	04 Marks	2;2
	Elaborate distributed bus arbitates Elaborate and miss penalty. Bring out hit rate and miss penalty. Elaborate distributed bus arbitates Elaborate distribu		
b.	Elaborate hit rate and miss points, the overall performance of a computer can be	08 Marks	2;3
Ç.		05 Marks	2;2
	Discuss how the impact of calculated. Calculated. Give the memory hierarchy depending on speed, size and cost. Give the memory hierarchy depending on speed, size and cost. Give the memory hierarchy depending on speed, size and cost. Give the memory hierarchy depending on speed, size and cost.		0.2
a.	calculated. calculated. Explain with block diagram I/O interface	07 Marks	2;3
b.	Give the memory of an I/O interface: Expensions of an I/O interface:		
	What are and and a processor.	08 Marks	3,;2
v	Describe virtual memory organization with suitable diagram. Describe virtual memory organization with an example.	08 Marks	2,;2
	-anigation with sure	04 Marks	3,4;
a.	Describe virtual mounts with an example.	08 Marks	3,4;
b.	Discuss boot and Rifs and Trnasaction	08 Marks	3,3;
C.	Discuss boot algorithm with an example. Discuss boot algorithm with an example. Paraphrase on Guard Bits and Trnasaction. Paraphrase on Guard Bits and Trnasaction. Discuss 16 bit carry look ahead adder built from 4 bit address. Discuss 16 bit carry look ahead adder built from 4 bit address. Explain floating point addition subtraction unit with a block diagram.		3;2
	Discuss 16 bit carry look and subtraction unit with a bloom	04 Marks	-
a.	Explain floating point addition		
0.	Paraphrase on Posting point numbers.		
2.	Paraphrase on IEEE standard for floating point numbers. UNIT-IV	08 Marks	4;4
		08 Marks	4;2,
	agrammed control.	04 Marks	4;2
2	Compare hardwired and micro programmed control. Compare hardwired and micro program for memory read operation.	10 Marks	4;2
a. b.	Compare hardwired and micro programmed control. Write and explain the timing diagram for memory read operation. Write a note on instruction hazards. Write a note or instruction hazards. Discuss the organization of conditional branching control unit in the micro program. Describe the following with respect to data hazards		
).	Write a note on instruction hazards.		4;1,
	Discontinuo of conditional branching	10 Marks	
1.	Discuss the organization of conditional blands Describe the following with respect to data hazards Operand forwarding		
0.			
	1) Operand I have have and software		
	ii) Handling data hazara iii) Side effects		age 1
	iii) Side effects	, and	ractice



Scanned with CamScanner

14CS45 1. Answer one full question from each unit. 2. Any missing Date and 1 ن ت ت in Ö 'n 5 C 6 Explain the different functional units of a computer with a neat diagram. And also Describe the history of Computer developed from first generation to fourth Explain the following with an example for each Briefly explain any two methods of handling Multiple I/O devices with a neat Showing the possible register configuration in DMA interface explain Direct Memory explain the function of the following processor register Give the control sequence for the execution of the instruction Give the memory hierarchy depending on speed, size and cost. Explain how the impact of cache on the overall performance of a computer can be Bring out Hit rate and Miss penalty. interface between a keyboard and processor. What are the functions of an I/O interface? Explain with block diagram I/O diagram generation computers Explain Instruction Hazards. Explain the following with respect to data hazards Differentiate between hard wired and micro programmed control. What is the necessity of DMA Controller? Explain the centralized method of bus Illustrate the idea of Instruction pipelining with suitable examples Write short notes on Guard bits and transaction. Describe virtual memory organization with suitable diagram. Discuss 16-bit carry look ahead adder built from 4-bit adders Discuss Booth algorithm with example. With the help of block diagram explain the virtual memory address translation. Elaborate the sequential binary multiplier with the help of a block diagram. 2. Any missing Data can be suitably assumed Fourth Semester B.E. Degree Examination, April/May 2018 PC MAR IR SISC & RISC instruction sets. Pipelining and Superscalar operation. Handling data hazards in software Operand forwarding Side effects. For unconditional branch instruction Add(R3),R1 Computer Organization and Architecture (14CS45) Computer Science and Engineering UNIT-III 12 Marks 09 Marks 03 Marks 06 Marks 08 Marks 08 Marks 08 Marks 08 Marks 9 08 Marks 06 Marks 07 Marks 04 Marks 03 Marks 07 Marks 08 Marks 06 Marks 08 Marks 10 Marks 10 Marks Marks 12 Marks Max. Marks:100 3/2,3;3 2/2 ,3;2 2/1,2;3 3/2,3;2 2/2,3;2 2/2,3;3 3/2,3;3 2/2,3;2 CO/PO; 2/2,3;2 3/2,3;3 2/2,3;2 2/2,3;2 2/C;3 2/C;3 2/C;2 2/B;2

**Ession of any kind of written material, mobile/ electronics gadgets & scribbling on QP, amounts to Malpractice



1		ITC	46
08	C5/	12	70

IISN			
	ш	0	10.1
	w		M

IV SEMESTER B.E DEGREE EXAMINATION. MAY - JUNE 2010 Common to Computer Science & Information Science Engineering

COMPUTER ORGANIZATION & ARCHITECTURE (08CS/IS46)

Time: 3Hrs Instruction:

Answer one full question from each unit.

Max. Marks:100

UNIT-I

Explain any four addressing modes with examples for each. 1.

10 Marks

Explain how the performance of the computer can be measured.

05 Marks 05 Marks

Explain the following (i) Big-endian assignment (ii) Little-endian assignment. a. Explain the basic functional units of a computer. Mention the functions of the processor registers (i)

10 Marks

PC (ii) MAR List the steps needed to execute the machine instruction ADD LOCA, R0 in terms of transfer between

the components of processor and memory. Assume that the instruction itself is stored in the memory location INSTR.

10 Marks

UNIT-II

Considering the timing diagrams, explain the sequence of events for input transfer & output transfer 3. on a synchronous bus.

10 Marks

Describe the use of shift and rotate operations with examples.

05 Marks 05 Marks

Describe how four devices can be connected in daisy chain method to process their interrupt h.

10 Marks

What do you understand by stack frames? Discuss their use in sub-routines. a. 4.

05 Marks

Write a note on Exceptions.

Three devices A,B & C are connected to the bus of a computer. I/O transfers for all three devices use interrupt control. Interrupt nesting for devices A & B is not allowed. But interrupt requests from C may be accepted while either A or B is being serviced. Suggest different ways in which this can be accomplished in the following cases: (i) The computer has one interrupt request line. (ii) Two interrupt request lines INTRI & INTR2 are available with INTRI having higher priority. Specify when & how interrupts are enabled & disabled in each case.

05 Marks

What is cache? Explain any two cache mapping functions. 5.

10 Marks

What are the features of SCSI bus? Write a note on arbitration & selection on SCSI bus. b.

06 Marks 04 Marks

Define hit ratio & miss penalty for cache access.

10 Marks

Which types of I/O devices are interfered through DMA? Explain the bus – arbitration process used a. for DMA.

05 Marks

Explain the working of a dynamic memory cell.

A block set-associative cache consists of a total of 64 blocks divided into 4 block sets. The main memory contains 4096 blocks each consisting of 128 words. (i) How many bits are there in main h. memory address? (ii) How many bits are there in each of the TAG, SET & WORD fields?

05 Marks

UNIT-IV

Explain how an address generated by the processor gets translated into a main memory address.

10 Marks 05 Marks

Compare flash drives with hard disk drives. Perform 56-78 using 1's complement & 2's complement methods.

05 Marks 10 Marks

Explain the working principles of magnetic disks.

Represent the following pair of decimal numbers in the 2's complement form of size 8 bits. Add each 8. a.

10 Marks

pair & obtain the result along with the sign, carry & overflow flags that will be generated as a result of this addition. Comment if the result (8bits) is OK in each case. (i) 35 & -120 (ii) -35 & -120 UNIT-V

10 Marks

9. a. Using Booth algorithm multiply (-13) & (+107)

10 Marks

b. List out the advantages & limitations of a hardwired control unit. Explain the organization of a micro-programmed control unit. 10 a. Illustrate with an example the algorithm for non-restoring binary division.

10 Marks 10 Marks

Draw timing diagram for a memory read operation.

Page 1of 1