

CSE1003 Digital Logic and Design
Module 4
Combinational Circuits II
L2

Dr. S.Hemamalini
Professor
School of Electrical Engineering
VIT Chennai

Contents



6 hrs

- Binary Parallel Adder - Look ahead carry
 - Magnitude Comparator
 - **Decoders**
 - **Encoders**
 - Multiplexers
 - Demultiplexers
-
- CO4: Analyze the operation of medium complexity standard combinational circuits like the encoder, decoder, multiplexer, demultiplexer.

Decoders

- A **decoder** is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to that input number.
- N inputs and M outputs
- 2^N possible input combinations or codes


\uparrow
 m





Decoders

BASIC BINARY DECODER


Handwritten notes:
I/O
 $A_3 A_2 A_1 A_0$
 $\begin{matrix} 3 & 2 & 2' & 2 \\ 2 & 2 & 2' & 2 \end{matrix}$



ACTIVE HIGH OUTPUT





ACTIVE LOW OUTPUT



Decoders

- Develop the logic required to detect the binary code 10010 and produce an active LOW output.




Decoders

2 inputs → 2 outputs

2-to-4 Line Decoder

Block Diagram



Truth Table


A	B	Y₃	Y₂	Y₁	Y₀	
0	0	0	0	0	1	m_0
0	1	0	0	1	0	m_1
1	0	0	1	0	0	m_2
1	1	1	0	0	0	m_3

Logical expressions

$$Y_0 = \overline{A} \overline{B} \text{ and } Y_1 = \overline{A} B$$

$$Y_2 = A \overline{B} \text{ and } Y_3 = AB$$

1-to-4 decoder




Logic Diagram

Decoders


Active-High

<i>A</i>	<i>B</i>	<i>Y</i> ₃	<i>Y</i> ₂	<i>Y</i> ₁	<i>Y</i> ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



Active-Low


<i>A</i>	<i>B</i>	<i>Y</i> ₃	<i>Y</i> ₂	<i>Y</i> ₁	<i>Y</i> ₀
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1



Decoders

input $2^3 = 8$ 0/1's
3-to-8 Line Decoder

Block Diagram



1-to-8 decoder
Binary to octal decoder

Truth Table


Inputs			Outputs							
A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

m_0
 m_1
 m_2
 m_3
 m_4
 m_5
 m_6
 m_7

Logical expressions

$$Y_0 = \bar{A} \bar{B} \bar{C}; Y_1 = \bar{A} \bar{B} C; Y_2 = \bar{A} B \bar{C}; Y_3 = \bar{A} B C$$

$$Y_4 = A \bar{B} \bar{C}; Y_5 = A \bar{B} C; Y_6 = A B \bar{C}; Y_7 = A B C$$




Logic Diagram

Decoder with ENABLE Input


“Enable” Control

used to control the operation of the decoder



Active High
 $E=1$
Active Low
 $E=0$

E	A	B	Y_3	Y_2	Y_1	Y_0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



3-to-8 decoder using 2-to-4 decoder


74LS139

Expansion

MSB


<u>A</u> <u>B</u> <u>C</u>	<u>Y₇</u> <u>Y₆</u> <u>Y₅</u> <u>Y₄</u> <u>Y₃</u> <u>Y₂</u> <u>Y₁</u> <u>Y₀</u>
0 0 0	0 0 0 0 0 0 0 1
0 0 1	0 0 0 0 0 0 1 0
0 1 0	0 0 0 0 0 1 0 0
0 1 1	0 0 0 0 1 0 0 0
1 0 0	0 0 0 1 0 0 0 0
1 0 1	0 0 1 0 0 0 0 0
1 1 0	0 1 0 0 0 0 0 0
1 1 1	1 0 0 0 0 0 0 0

MSB



4-to-16 Decoder using 3-to-8 Decoder

Binary Inputs				Decimal Output
A	B	C	D	Active Low
0	0	0	0	Y0
0	0	0	1	Y1
0	0	1	0	Y2
0	0	1	1	Y3
0	1	0	0	Y4
0	1	0	1	Y5
0	1	1	0	Y6
0	1	1	1	Y7
1	0	0	0	Y8
1	0	0	1	Y9
1	0	1	0	Y10
1	0	1	1	Y11
1	1	0	0	Y12
1	1	0	1	Y13
1	1	1	0	Y14
1	1	1	1	Y15



Enable


A Decoder 1 Decoder 2 Minterms
 0 Enabled Disabled 0000 to 0111
 1 Disabled Enabled 1000 to 1111

IMPLEMENTATION OF LOGIC EXPRESSIONS USING DECODERS

- Any combinational circuit with n -inputs and m outputs can be implemented with an n -to- 2^n decoder and OR gates.

Procedure:

- Express the given Boolean function in sum of minterms.
- A decoder that generates all the minterms of the input variables is then chosen.
- The inputs to each OR gate are selected from the decoder outputs according to the list of minterms of each function.



$$Y = A \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot B \cdot C + \overline{A} \cdot \overline{B} \cdot \overline{C}$$

$$\begin{matrix} 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \end{matrix}$$

$$\begin{matrix} 4 & 2 & 7 & 0 \end{matrix}$$

$$Y = \sum m(0, 2, 4, 7)$$

Implement a full adder circuit using a 3-to-8 line decoder.

Each output is a minterm
All minterms are produced
Sum the required minterms

Inputs			Sum	Carry
A	B	C		
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum output,
Carry output,

$$S = \Sigma 1, 2, 4, 7$$

$$C_0 = \Sigma 3, 5, 6, 7$$

