FLE 475 PSTE 2 Pavid Wentzlaff

Problem 1)

ADD R5, R6, R7 F D X0 XI W
SUB R6, R7 R8 F D Y0 YI W
LW R10, O(R6)
ADDIY R12, R13, I
LW R15, 4 (R6)
LW R15, 4 (R6)
LW R15, 4 (R7)
ADD R6, R9, R10, II

F D X0 XI W
F F D X0 XI W
F F D X0 XI W
ADD R8, R10, II

Wents laff Problem #2) Single Issue XO XI W I XO — } 4 Dead Instructions F D... IPF Target NANHHADDDEEL XANHHADDDEEL XANXANHAADDDEEL XANXANAHADDDEEL DDDFFF 14 Dead Instructions



b) R5, R8, R10

c) PC = EPC EXC = 0

Problem 4)

If Address Exception on the Instruction address and ALU Overflow happens the Instruction address exception takes precidence and should be loaded into the

the fetched instruction is not valid if we have a problem with the address of the instruction.

If an external interrupt is pending,
you can take either. The ISA
can dockment either way, but should
be consistant. If the external interrupt
takes precidence then external interrupts
can starve execution of the main
processor which is why internal/synchonous
interrupts take precidence in most
ISA's. If the internal/sycronous
interrupt takes precidence the external
interrupt must remain pending until it
is handled.

Problem 5

MUL R 6 A7 R8 ADD R9, AIO R11 ADD R11, R12, R13 ADD R19, R13, R10 LW R2, R3 ADD R12, R16, R19 LW R5, R2 ADD R15, R20, R21 FDIYOYIYAYBWC
FDIXOW r
FDIXOW r
FDIIXOW r
FDIIIXOW C

ELF 475 P5#2 Payed Wentzlaff Problem 6) MUL RG, R7, R8 ADD R9, R6, R11 MUL R7, R1, R2 LW R10, R12 F P TYOYIYAY3WC F D I I I I I XOWC FPPP DIYOUNG Contents of Score board R9 is pending in Functional Unit X and is marked as having O'more cycles until writeback R7 is pending in Functional Uint Y' and is marked as having 't' more cycles until writeback the rest of the tregisters are not pending