David Wentzlaff PS#1 Problem 1) CPI = PALU CPIALU + PBRITMP CPIBALTMP PAPIST (PHIT CPIHIT + PMISS CPIMICS) = (1-0.22-0.12-0.2×(1.1) + (0.2×3.0) +

ALY

BRITMP (0,22+0,12)(0.6×1)+(1-0.6×120) MISS = 17.63 CPI

David Wentzlaff P5#1 FLE475 Problem 2) Case A) 1GHz, CPI 1.2 Performance = Instructions x Cycles x Time Program X Instruction Cycle Performance = y x 1.2 x Ins. = 1.2 y ns Case B) 2GHz, CPI 畫2 Performance = 4 × 2 × 0.5 ns = lafins Assuming the same number of instructions in the program, of, we see that

Case B has lower running time layns < 1.2 ns, therefore, the 26Hz; CPI2 machine is better


	ECE 475	P5#1	David Wentzlaff
	Problem 3, HCP	5 (.1)	
,	Reg. Source		No. 10 and 10 an
	A1 LD		
•		I (2) DSUB	
	R4 PSUI		
	R2 DADD		Around loop
	R2 DAPD:	I(2) SD	
11	b) I	123456789101112	13 19 15 16 17 18
	DADDI RI, RI, #1 SD O(R2), RI DADDI R2, R2, #1	FDDDXMW	
	PNEZ RY, LOOP	+ 0100	X M W D D D X M W
	LD R1,0(R2)		FD
	(c)	23456789101112	13 14 15 16 17 18 19 20
	LD F DADDE	F D D X M W	
	DAODI DSUB	F D D X M W F D X M W F D X M W	
÷	PNEZ (fallthrough)	F D X M W	0.1
	A A	FDXM nes branch reso	2.0
		e and no dela	
	and the same of th	esolving branch	
	re	quines zero det	
TOPS. 35502	b.	y pass.	

C. 1d) 123456.78910112314151617181920 DADDT SD SAME as C DAPPI DSUB FDXMW BNEZ A Ssames branch resolved in Decade stage no delay slots and early prederade to determine and fotch target of branch in Fetch 1234567891011/213/4/5/617/8/1920 FIF2DID2XIX2MIM2WIW2 · FIF2 DI Da Da Da Da XIX2 MIMA WIWA FIFZPIDIDIDIDZDZXIXZMIMZWIWZ FIFE FEFE DI DI DE XI XI MI MENINE DADDI FIFIFIFIFIFI DI PUDI DI XIXIMIMININI FIFIFADIDIQUAXIXAMIMANIWA FIFAFADIDIDAN X2 MINAWIWA f) 5-stage 0.8hs + 0.1hs = 0.9hs 10-5 tage 0.4ns + 0. Ins = 0.5ns Ford) Zclocks = 1.16 CPI 6 instructions Fore) 10 clocks = 1.6 CPI

(. 1g (ont) Average Instruction execution time 5-stage = 1.166666 × 0.9ns = 1.05ns For 10-stage =1.666666 x 0.5 ns = 0.833333ns 10-stage Faster V

ELE 475	P5#1	David Wentzlaff
Problem 4 H&I a) Direct-map Cache Block	oped cache Set Way	Possible Memory Blocks
0-234567	01234567	MO, M8, M16, M24 M1, M9, M17, M26 M2, M18, M26 M3, M11, M19, M27 M4, M12, M20, M28 M5, M13, M21, M29 M6, M14, M22, M30 M7, M15, M23, M31
b) Four-way Cacho Block		tive cache Possible Memory Blacks
0 1 2 3	0000	MO, M2, M4, M6, M8, M10, M12, M14, M16, M18, M26, M22, M24, M26, M28, M30, M24, M26, M28,
4567	1 0 1 2 3	MI, M3, M5, M7, M9, M/I, M/3, M/5, M/7, M/9, M27, M29, M31

FOPS. 35502



David Wentzlaff ELE 475 P5# Problem 6) RAW Reg. Src Dest. RI A D.D ANDI R3 SUB 2 54B 1 ADDIU R5 MUL WAW Reg First Write Second Write MUL ADDIU WAR Write Read ADD SUB suB1 SUBZ ADP ANDI

David Wentzlaff Problem 7 HAP5 (.6) a) FDMXW Assumes that only sources can use new addressing Case A' Forward everything back to Decade stage and stall on back - to-back ALU ops FMXW Case B: For High performance AND THE REST Bypass in two locations F BY W ALU ops which feed dependent ALU ops well stall ADD R6, R7, R8 SUB R9, RG, RIZ ALLIOPS which feed LD/ST will stall ADD RG, RT, R8 ALUOPS which feed Memory-register ops SUBR9, (RE), R12

P7 cont) ALClops which feed LD15twillstall Case B: See above ALU ops which feed Memory-register ops will stall See above LDs and Sts that had register indirect addressing now require two instructions and address computation and the LD/ST LW R5, 10 (R2) => ADDIU R5, R2, 10 Instruction sequences which had LDS followed by ALU operations can marge into some instruction for simple operations LW R5, O(R2) => ADD R7(R2), R8 ADD R7, R5, R8 LDs followed by dependant instructions, will not stall in new pipeline therefore lower CPI Case A: All of the new stall reasons will introduce extra exeles therefore increasing CPI from I to 2 for those combinations. ALUZALU ALU-7 LD/ST ALU-> Mem-register

FOPS 35502

Case B: All of the new stall reasons

Will introduce extra cycles

therefore increasing CPT

ACU-> LD/ST

ACU-> Memory-register

Tops. 35502

ECE 475 Pavid Wentzlaff Problem #8) 256 KB direct Mapped Miss Rate 0.013 64KB = 8-way Miss Rate 0.029 256 KB direct - Mapped has lower miss rate, therefore is better the bulk of the misses are ransed by capacity which is why the direct mapped larger cache wins. If conflict dominated larger cache could lose.