



NPTEL  
NIT KHARAGPUR NIT MEGHALAYA

## Lecture 17: DESIGN OF CONTROL UNIT (PART 1)

DR. KAMALIKA DATTA  
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA

## Instructions

- Instructions are stored in main memory.
- Program Counter (PC) points to the next instruction.
  - MIPS instructions are 4 bytes (32 bits) long.
  - All instructions starts from an address that is multiple of 4 (last 2 bits 00).
  - Normally, PC is incremented by 4 to point to the next instruction.

12							
8							
4	instruction word						
0	instruction word						

## Binary Number System

- Two digits: 0 and 1.
  - Every digit position has a weight that is a power of 2.
  - Base or radix is 2.
- Examples:
 
$$110 = 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$101.01 = 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2}$$


## Addressing a Byte in Memory

- Each byte in memory has a unique address.
  - Memory is said to be *byte addressable*.
- Typically the instructions are of 4 bytes, hence the instruction memory is addressed in terms of 4 bytes (word length = 32 bits).
- When an instruction is executed, PC is incremented by 4 to point to the next instruction.

## How an instruction Gets Executed?

```

repeat forever
  // till power off or
  // system failure
{
  Fetch instruction
  Decode instruction
  Execute instruction
}
  
```



## The Fetch-Execute Cycle

- Fetch the next instruction from memory.
- Decode the instruction.
- Execution Cycle:
  - Gets data from memory if needed (data not available in the processor)
  - Perform the required operation on the data.
  - May also store the result back in memory or register.

### Registers: IR and PC

- Program Counter (PC) holds the address of the memory location containing the next instruction to be executed.
- Instruction Register (IR) contains the current instruction being executed.
- Basic processing cycle to be implemented:
  - Instruction Fetch (IF)
    - $IR \leftarrow Mem[PC]$
  - Considering the word length of the machine is 32 bit, the PC is incremented by 4 to point to the next instruction.
    - $PC \leftarrow PC + 4$
  - Carry out the operations specified in IR.

### Example: Add R1, R2

Address	Instruction
1000	ADD R1, R2
1004	MUL R3, R4


- a) PC = 1000
- b) MAR = 1000
- c) PC = PC + 4 = 1004
- d) MDR = "ADD R1, R2"
- e) IR = "ADD R1, R2"  
(Decode and finally execute)
- f) R1 = R1 + R2

### Requirement for Instruction Execution

- The necessary registers must be present.
- The internal organization of the registers must be known.
- The data path must be known.
- For instruction execution, a number of micro-operations are carried out on the data path.
  - May involve movement of data.

### Kinds of Data Movement

- Broadly three types:
  - a) Register to Register
  - b) Register to ALU
  - c) ALU to Register
- Data movement is supported in the data path by:
  - The Registers
  - The Bus (single or multiple)
  - The ALU temporary Register (Z)



### Single Internal Bus Organization

- All the registers and various units are connected using a single internal bus.
- Registers  $R_0$ - $R_{n-1}$  are general-purpose registers used for various purposes.
- Y and Z are used for storing intermediate results and never used by instructions explicitly.
- The multiplexer selects either a constant 4 or output of register Y.
  - When PC is incremented, a constant 4 has to be added.

- The instruction decoder and control unit is responsible for performing the actions specified by the instruction loaded into IR.
- The decoder generates all the control signals in the proper sequence required to execute the instruction specified by the IR.
- The registers, the ALU and the interconnecting bus are collectively referred to as the *datapath*.

IIT KHARAGPUR NPTEL NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Kinds of Operations


- Transfer of data from one register to another.  
MOVE R1, R2
- Perform arithmetic or logic operation on data loaded into registers.  
ADD R1, R2
- Fetch the content of a memory location and load it into a register.  
MOVE R1, LOCA
- Store a word of data from a register into a given memory location.  
MOVE LOCA, R1

IIT KHARAGPUR NPTEL NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Three Bus Organization

- A typical 3-bus architecture for the processor datapath is shown in the next slide.
  - The 3-bus organization is internal to the CPU.
  - Three buses allow three parallel data transfer operations to be carried out.
- Less number of cycles required to execute an instruction compared to single bus organization.

IIT KHARAGPUR NPTEL NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA



## END OF LECTURE

IIT KHARAGPUR NPTEL NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA


IIT KHARAGPUR NPTEL NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Lecture 18: DESIGN OF CONTROL UNIT (PART 2)

DR. KAMALIKA DATTA  
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA


### Organization of a Register

- A register is used for temporary storage of data (parallel-in, parallel-out, etc.).
- A register  $R_i$  typically has two control signals.
  - $R_{i_{in}}$  : used to load the register with data from the bus.
  - $R_{i_{out}}$  : used to place the data stored in the register on the bus.
- Input and output lines of the register  $R_i$  are connected to the bus via controlled switches.




IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

- When ( $R_{i_{in}} = 1$ ), the data available on bus is loaded into  $R_i$ .



IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

- When ( $R_{i_{out}} = 1$ ), the data from register  $R_i$  are placed on the bus.




IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Register Transfer

**MOVE R1, R2 //  $R1 \leftarrow R2$**

- Enable the output of  $R2$  by setting  $R2_{out} = 1$ .
- Enable the input of register  $R1$  by setting  $R1_{in} = 1$ .
- All operations are performed in synchronism with the processor clock.
  - The control signals are asserted at the start of the clock cycle.
  - After data transfer the control signals will return to 0.
- We write as **T1:  $R2_{out}, R1_{in}$**

Time Step Control Signals




IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### ALU Operation

**ADD R1, R2 //  $R1 \leftarrow R1 + R2$**

- Bring the two operands ( $R1$  and  $R2$ ) to the two inputs of the ALU. One through  $Y$  ( $R1$ ) and another ( $R2$ ) directly from internal bus.
- Result is stored in  $Z$  and finally transferred to  $R1$ .

T1:  $R1_{out}, Y_{in}$   
 T2:  $R2_{out}, SelectY, ADD, Z_{in}$   
 T3:  $Z_{out}, R1_{in}$



IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Fetching a Word from Memory


- The steps involved to fetch a word from memory:
  - The processor specifies the address of the memory location where the data or instruction is stored.
  - The processor requests a read operation.
  - The information to be fetched can either be an instruction or an operand of the instruction.
  - The data read is brought from the memory to MDR.
  - Then it can be transferred to the required register or ALU for further operation.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Storing a Word into Memory

- The steps involved to store a word into the memory:
  - The processor specifies the address of the memory location where the data is to be written.
  - The data to be written is loaded into MDR.
  - The processor requests a write operation.
  - The content of MDR will be written to the specified memory location.

### Connecting MDR to Memory Bus and Internal Bus



- Memory read/write operation:
  - The address of memory location is transferred to MAR.
  - At the same time a read/write control signal is provided to indicate the operation.
  - For read the data from memory data bus comes to MDR by activating  $MDR_{inE}$ .
  - For write the data from MDR goes to memory data bus by activating the signal  $MDR_{outE}$ .

- When the processor sends a read request, it has to wait until the data is read from the memory and written into MDR.
- To accommodate the variability in response time, the process has to wait until it receives an indication from the memory that the read operation has been completed.
- A control signal called **Memory Function Complete (MFC)** is used for this purpose.
  - When this signal is 1, indicates that the content of the specified location is read and are available on the data line of the memory bus.
  - Then the data can be made available to MDR.

### Fetch a word: MOVE R1, (R2)

- $MAR \leftarrow R2$
- Start a Read operation on the memory bus
- Wait for the MFC response from the memory
- Load MDR from the memory
- $R1 \leftarrow MDR$

#### Control steps:

- $R2_{out}, MAR_{in}$ , Read
- $MDR_{inE}$ , WMFC
- $MDR_{outE}$ ,  $R1_{in}$

### Store a word: MOVE (R1), R2

- $MAR \leftarrow R1$
- $MDR \leftarrow R2$
- Start a Write operation on the memory bus
- Wait for the MFC response from the memory

#### Control steps:

- $R1_{out}, MAR_{in}$
- $R2_{out}, MDR_{in}$ , Write
- $MDR_{outE}$ , WMFC

### Execution of a Complete Instruction

**ADD R1, R2    //  $R1 = R1 + R2$**

T1:  $PC_{out} \rightarrow MAR_{in}$ , Read, Select4, ADD,  $Z_{in}$   
 T2:  $Z_{out} \rightarrow PC_{in}$ ,  $Y_{in}$ , WMFC  
 T3:  $MDR_{out} \rightarrow IR_{in}$   
 T4:  $R1_{out} \rightarrow Y_{in}$ , SelectY  
 T5:  $R2_{out} \rightarrow ADD$ ,  $Z_{in}$   
 T6:  $Z_{out} \rightarrow R1_{in}$


IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Example for a Three Bus Organization

**SUB R1, R2, R3    //  $R1 = R2 - R3$**

T1:  $PC_{out} \rightarrow R = B$ ,  $MAR_{in}$ , READ, IncPC  
 T2: WMFC  
 T3:  $MDR_{outB}$ ,  $R = B$ ,  $IR_{in}$   
 T4:  $R2_{outA}$ ,  $R3_{outB}$ , SelectA, SUB,  $R1_{in}$ , End

IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA



## END OF LECTURE 18

IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NIT MEGHALAYA

## Lecture 19: DESIGN OF CONTROL UNIT (PART 3)

DR. KAMALIKA DATTA  
 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA

IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Introduction

- We select a set of 12 instructions.
- Discuss the control signals required to execute these instructions on the single-bus processor architecture.

IIT KHARAGPUR    NPTEL ONLINE CERTIFICATION COURSES    NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Various instructions: Control sequence

1. ADD R1, R2           // R1 = R1+R2
2. ADD R1, LOCA       // R1 = R1 + Mem[LOCA]
3. LOAD R1, LOCA     // R1 = Mem[LOCA]
4. STORE LOCA, R1     // Mem[LOCA] = R1
5. MOVE R1, R2        // R1 = R2
6. MOVE R1, #10       // R1 = 10
7. BR LOCA            // PC = LOCA
8. BZ LOCA            // PC = LOCA if Zero flag is set
9. INC R1             // R1 = R1 + 4
10. DEC R1            // R1 = R1 - 4
11. CMP R1, R2        // R1 - R2
12. HALT              // Machine Halt

### 1. ADD R1, R2 (R1 = R1+R2)

Steps	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R1 <sub>out</sub> , Y <sub>in</sub>
5	R2 <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
6	Z <sub>out</sub> , R1 <sub>in</sub> , End

### 2. ADD R1, LOCA (R1 = R1 + Mem[LOCA])

Steps	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	Address field of IR <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> , Y <sub>in</sub> , WMFC
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End

### 3. LOAD R1, LOCA (R1 = Mem[LOCA])

Steps	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	Address field of IR <sub>out</sub> , MAR <sub>in</sub> , Read
5	WMFC
6	MDR <sub>out</sub> , R1 <sub>in</sub> , END

### 4. STORE LOCA, R1 (Mem[LOCA] = R1)

Steps	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	Address field of IR <sub>out</sub> , MAR <sub>in</sub>
5	R1 <sub>out</sub> , MDR <sub>in</sub> , Write
6	MDR <sub>out</sub> , WMFC, End

### 5. MOVE R1, R2 (R1 = R2)

Steps	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R2 <sub>out</sub> , R1 <sub>in</sub> , END

### 6. MOVE R1, #10 (R1 = 10)

Step	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	Immediate field of $IR_{out}, R1_{ip}, End$

### 7. BRANCH Label (PC = PC + offset)

Step	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	Offset-field-of- $IR_{out}, SelectY, Add, Z_{in}$
5	$Z_{out}, PC_{ip}, End$

### 8. BZ Label (if Z=1 PC = PC + offset)

Step	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	Offset-field-of- $IR_{out}, SelectY, Add, Z_{ip}$ If Z=0 then End
5	$Z_{out}, PC_{ip}, End$

### 9. INC R1 (R1 = R1 + 4)

Steps	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	$R1_{out}, Select4, Add, Z_{in}$
5	$Z_{out}, R1_{ip}, End$

### 10. DEC R1 (R1 = R1 - 4)

Steps	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	$R1_{out}, Select4, SUB, Z_{in}$
5	$Z_{out}, R1_{ip}, End$

### 11. CMP R1, R2

Steps	Action
1	$PC_{out}, MAR_{ip}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{ip}, Y_{ip}, WMFC$
3	$MDR_{out}, IR_{in}$
4	$R1_{out}, Y_{in}$
5	$R2_{out}, SelectY, Sub, Z_{ip}, End$



## 12. HALT

Steps	Action
1	$PC_{out}, MAR_{in}$ Read, Select4, Add, $Z_{in}$
2	$Z_{out}, PC_{in}, Y_{in}$ WMFC
3	$MDR_{out}, IR_{in}$
4	End

END OF LECTURE

## Lecture 20: DESIGN OF CONTROL UNIT (PART 4)


DR. KAMALIKA DATTA

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA

## Introduction

- To execute an instruction, the processor must generate control signals for the data path in proper sequence.
  - Example: ADD R1, R2
    - $R1_{out}, Y_{in}$  SelectY
    - $R2_{out}$  ADD,  $Z_{in}$
    - $Z_{out}, R1_{in}$
- Two alternate approaches:
  - Hardwired control unit design
  - Microprogrammed control unit design

## Hardwired Control unit



## Sequence of control signals for ADD R1, LOCA

Steps	Action
1	$PC_{out}, MAR_{in}$ Read, Select4, Add, $Z_{in}$
2	$Z_{out}, PC_{in}, Y_{in}$ WMFC
3	$MDR_{out}, IR_{in}$
4	Address field of $IR_{out}, MAR_{in}$ Read
5	$R1_{out}, Y_{in}$ WMFC
6	$MDR_{out}$ SelectY, Add, $Z_{in}$
7	$Z_{out}, R1_{in}$ End

## Hardwired Control Unit Design

- Assumption:
  - Each step in this sequence is completed in one clock cycle.
- A counter is used to keep track of the time step.
- The control signals are determined by the following information:
  - Content of control step counter
  - Content of instruction register
  - Content of conditional code flags
  - External input signals such as MFC (Memory Function Complete)

- The encoder/decoder circuit is a combinational circuit which generates control signals depending on the inputs provided.
- The step decoder generates separate signal line for each step in the control sequence ( $T_1, T_2, T_3$ , etc.).
  - Depending on maximum steps required for an instruction, the step decoder is designed.
  - If a maximum of 10 steps are required, then a 4 x 16 step decoder is used.
- Among the total set of instructions, the instruction decoder is used to select one of them. (That particular line will be 1 and rest will be 0).
  - If a maximum of 100 instructions are present in the ISA then a 7 x 128 instruction decoder is used.


- At every clock cycle the RUN signal is used to increment the counter by one.
  - When RUN is 0 the counter stops counting.
  - This signal is needed when WMFC is issued.
- END signal starts a new instruction.
  - It resets the control step counter to its starting value.
- The sequence of operations carried out by the control unit is determined by the wiring of the logic elements and hence it is named *hardwired*.
- This approach of control unit design is fast but limited to the complexity of instruction set that is implemented.

## Generation of Control Signals


ADD R1, R2		ADD R1, LOCA		BRANCH Label	
1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$	1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$	1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{in}, Y_{in}, WMFC$	2	$Z_{out}, PC_{in}, Y_{in}, WMFC$	2	$Z_{out}, PC_{in}, Y_{in}, WMFC$
3	$MDR_{out}, IR_{in}$	3	$MDR_{out}, IR_{in}$	3	$MDR_{out}, IR_{in}$
4	$R1_{out}, Y_{in}$	4	Address field of IRout, $MAR_{in}, Read$	4	Offset-field-of-IRout, $SelectY, Add, Z_{in}$
5	$R2_{out}, SelectY, Add, Z_{in}$	5	$R1_{out}, Y_{in}, WMFC$	5	$Z_{out}, PC_{in}, End$
6	$Z_{out}, R1_{in}, End$	6	$MDR_{out}, SelectY, Add, Z_{in}$		
		7	$Z_{out}, R1_{in}, End$		

## Generation of $PC_{in}$ and END

$$PC_{in} = T_2 + T_5 \cdot Branch$$




$$END = T_6 \cdot ADDR + T_5 \cdot Branch + T_7 \cdot AddM$$



## Microprogrammed Control Unit Design

- Control signals are generated by a program similar to machine language program.
- The *Control Store (CS)* stores the microroutines for all instructions of an ISA.
- The sequence of steps corresponding to the control sequence of a machine instruction is the *microroutine*.
- Each sequence of steps is a *control word (CW)* whose individual bits represent the various control signals.
- Individual control words in a microroutine are called *microinstructions*.



- Control-unit generates the control signals for an instruction by sequentially reading CWs of corresponding micro routine from CS.
- The  $\mu PC$  is used to read CWs sequentially from CS.
- Every time a new instruction is loaded into IR, output of Starting Address Generator is loaded into  $\mu PC$ .
- Then,  $\mu PC$  is automatically incremented by clock causing successive microinstructions to be read from CS.

The diagram illustrates the control unit's operation. An Instruction Register (IR) feeds into a Starting Address Generator. The output of the Starting Address Generator is loaded into the  $\mu PC$  (microprogram counter). A Clock signal is used to increment the  $\mu PC$  automatically. The output of the  $\mu PC$  is used to read Control Words (CW) from the Control Store (CS).

### Control Store for "ADD R1, R2"

Micro-instr.	...	$PC_{in}$	$PC_{out}$	$MA_{in}$	Read	$MDR_{out}$	$IR_{in}$	$Y_{in}$	Select	Add	$Z_{in}$	$Z_{out}$	$R1_{out}$	$R1_{in}$	$R2_{out}$	WMFC	End	...
1	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0
2	0	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0
3	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0
5	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0	0	0
6	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0

### Control Store for "BRANCH LOCN"

Micro-instr.	...	$PC_{in}$	$PC_{out}$	$MA_{in}$	Read	$MDR_{out}$	$IR_{in}$	$Y_{in}$	Select	Add	$Z_{in}$	$Z_{out}$	$IR_{out}$	WMFC	End	...
1	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0
2	0	1	0	0	0	0	0	1	0	0	0	1	0	1	0	0
3	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0
5	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1	0

### Horizontal versus Vertical Microinstruction Encoding

- Broadly there are two alternate schemes to code the control signals in the control memory.
  - Horizontal Micro-instruction Encoding**
    - Each control signal is represented by a bit in the micro-instruction.
    - Fewer control store words, with more bits per word.
  - Vertical Micro-instruction Encoding**
    - Each control word represents a single micro-instruction in encoded form.
    - k-bit control word can support up to  $2^k$  micro-instructions.
    - More control store words, with fewer bits per word

- There can be a tradeoff between horizontal and vertical micro-instruction encoding.
  - Sometimes referred to as **Diagonal Micro-instruction Encoding**.
  - The control signals are grouped into sets  $S_1, S_2$ , etc., such that the control signals within a set are mutually exclusive.
- Summary:
  - Horizontal encoding supports unlimited parallelism among micro-instructions.
  - Vertical encoding supports strictly sequential execution of micro-instructions.
  - Diagonal encoding does not sacrifice the required level of parallelism, but uses less number of bits per control word as compared to horizontal encoding.

### (a) Horizontal Micro-instruction Encoding

The diagram shows a sequence of control signals  $C_1, C_2, C_3, C_4, \dots, C_k$  each represented by a single bit in a control word. Below the signals, the text "Control Signals" is written.

- Suppose that there are  $k$  control signals:  $C_1, C_2, \dots, C_k$ .
- In horizontal encoding, every control word stored in control memory (CM) consists of  $k$  bits, one bit for every control signal.
- Several bits in a control word can be 1:
  - Parallel activation of several micro-operations in a single time step.

Example:  $0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \rightarrow C_2, C_4 \text{ and } C_5 \text{ are activated together}$

- Advantage:
  - Unlimited parallelism is possible in the activation of the micro-operations.
- Disadvantage:
  - Size of the control memory is large (word size is much longer).
  - Cost of implementation is higher.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### (b) Vertical Micro-instruction Encoding

- Again consider that there are  $k$  control signals:  $c_1, c_2, \dots, c_k$ .
- We encode the control signals in a  $m$ -bit word in the control memory, where  $k \leq 2^m$ .
- Depending on the  $m$ -bit control word, exactly one control signal will be activated ( $= 1$ ), while all others will remain de-activated ( $= 0$ ).
  - At most one control signal can be activated in a time step.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

- Advantage:
  - Requires much smaller word size in control memory.
  - Low cost of implementation.
- Disadvantage:
  - More than one control signals cannot be activated at a time.
  - Requires sequential activation of the control signals, and hence more number of time steps.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### (c) Diagonal Micro-instruction Encoding

- Suppose we group the set of  $k$  control signals into  $s$  groups, containing  $k_1, k_2, \dots, k_s$  signals.
- We encode the control signals in groups as shown, where  $k_i \leq 2^{m_i}$ .
  - Within a group, at most one control signal can be activated in a time step.
  - Parallelism across groups is allowed.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

- Advantages:
  - Maximum parallelism as required by the micro-programs can be supported.
  - Word size of control memory is less than that for horizontal encoding.
  - Used in practice.
- Disadvantages:
  - Multiple decoders (though smaller in sizes) are required.

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

### Example 1

- Suppose there are 100 control signals in a processor data path.
  - For horizontal encoding, control word size = 100 bits.
  - For vertical encoding, control word size =  $\lceil \log_2 100 \rceil = 7$  bits.
  - For diagonal encoding, suppose after analysis of the micro-programs, we divide the control signals into 5 groups, containing 25, 15, 40, 5 and 15 control signals respectively.
    - We have:  $m_1 = 5, m_2 = 4, m_3 = 6, m_4 = 3, m_5 = 4$
    - Control word size =  $5 + 4 + 6 + 3 + 4 = 22$  bits.

$25 \leq 2^5$	$15 \leq 2^4$
$40 \leq 2^6$	$5 \leq 2^3$
$15 \leq 2^4$	


IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

## END OF LECTURE 20

## Lecture 21: MIPS IMPLEMENTATION (PART 1)

DR. KAMALIKA DATTA  
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA

## MIPS32 Instruction Encoding



## A Simple Implementation of MIPS32


- We consider the integer instructions and data path of MIPS32.
- Basic idea:
  - Different instructions require different number of register operands and immediate data (16 bits or 26 bits).
  - Relative positions of register encodings and immediate data are the same across instructions.

## • A Naïve Approach:

- After fetching and decoding an instruction, identify the exact register(s) and/or immediate operands to use, and handle them accordingly.
- The number of register fetches and immediate operand processing will vary from instruction to instruction.
- We do not utilize the possible overlapping of operations to make instruction execution faster.
  - Before instruction decoding is complete, fetch the register operands and immediate data in case they are required later.

## An Assumption

- An instruction can have up to two source operands:  
`ADD R1, R5, R10`  
`LW R5, 100(R6)`
- There are 32 32-bit integer registers, *R0* to *R31*.
  - We design the register bank in such a way that two registers can be read simultaneously (i.e. there are 2 read ports).
  - We shall later see that performance can be improved by adding a write port (i.e. 2 reads and 1 write operations are possible per cycle).



- A Speculative Approach:
  - Here we try to eliminate the time required to fetch the register operands and process the immediate data.
  - When an instruction is decoded, at the same time we fetch the register operands and also process the immediate data (i.e. sign extend).
    - Possible because their locations in the instruction word are fixed.
    - If the operands are required, they are already available (no extra time required).
    - If the operands are not required, they are ignored.

### MIPS32 Instruction Cycle

- We divide the instruction execution cycle into five steps:
  - IF : Instruction Fetch
  - ID : Instruction Decode / Register Fetch
  - EX : Execution / Effective Address Calculation
  - MEM : Memory Access / Branch Completion
  - WB : Register Write-back
- We now show the generic micro-instructions carries out in the various steps.

### (a) IF : Instruction Fetch

- Here the instruction pointed to by *PC* is fetched from memory, and also the next value of *PC* is computed.
  - Every MIPS32 instruction is of 32 bits (i.e. 4 bytes).
  - For a branch instruction, new value of the *PC* may be the target address. So *PC* is not updated in this stage; new value is stored in a register *NPC*.

IF:  $IR \leftarrow \text{Mem}[PC];$   
 $NPC \leftarrow PC + 4;$

### (b) ID : Instruction Decode

- The instruction already fetched in *IR* is decoded.
  - *Opcode* is 6-bits: bits 31..26, with optional *function* specifier: bits 5..0
  - First source operand *rs*: bits 25..21, second source operand *rt*: bits 20..16
  - 16-bit immediate data: bits 15..0
  - 26-bit immediate data: bits 25..0
- Decoding is done in parallel with reading the register operands *rs* and *rt*.
  - Possible because these fields are in a fixed location in the instruction format.
- In a similar way, the immediate data can be sign-extended.

### ID: Instruction Decode

ID:  $A \leftarrow \text{Reg}[rs];$   
 $B \leftarrow \text{Reg}[rt];$   
 $Imm \leftarrow \{IR_{15:0}\} \ll 16 \quad // \text{sign extend 16-bit immediate field}$   
 $Imm1 \leftarrow IR_{25:0} \ll 2 \quad // \text{pad 2 0's to 26-bit immediate field}$

*A, B, Imm, Imm1 are temporary registers.*

### (c) EX: Execution / Effective Address Computation

- In this step, the ALU is used to perform some calculation.
  - The exact operation depends on the instruction that is already decoded.
  - The ALU operates on operands that have been already made ready in the previous cycle.
- We show the micro-instructions corresponding to the type of instruction.

#### Memory Reference:

ALUOut  $\leftarrow A + \text{Imm};$

Example: LW R3, 100(R8)

#### Register-Register ALU Instruction:

ALUOut  $\leftarrow A \text{ func } B;$

Example: SUB R2, R5, R12  
[operation specified by func field (bits 5..0)]

#### Register-Immediate ALU Instruction:

ALUOut  $\leftarrow A \text{ func } \text{Imm};$

Example: SUBI R2, R5, 524  
[operation specified by func field (bits 5..0)]

#### Branch:

ALUOut  $\leftarrow \text{NPC} + (\text{Imm} \ll 2);$   
cond  $\leftarrow (A \text{ op } 0);$

Example: BEQZ R2, Label  
[op is ==]

### (d) MEM: Memory Access / Branch Completion

- The only instructions that make use of this step are loads, stores, and branches.
  - The load and store instructions access the memory.
  - The branch instruction updates PC depending upon the outcome of the branch condition.

#### Load instruction:

PC  $\leftarrow \text{NPC};$   
LMD  $\leftarrow \text{Mem}[\text{ALUOut}];$

#### Store instruction:

PC  $\leftarrow \text{NPC};$   
Mem[ALUOut]  $\leftarrow B;$

#### Other instructions:


PC  $\leftarrow \text{NPC};$

#### Branch instruction:

if (cond) PC  $\leftarrow \text{ALUOut};$   
else PC  $\leftarrow \text{NPC};$

### (e) WB: Register Write Back

- In this step, the result is written back into the register file.
  - Result may come from the ALU.
  - Result may come from the memory system (viz. a LOAD instruction).
- The position of the destination register in the instruction word depends on the instruction  $\rightarrow$  *already known after decoding has been done.*



#### Register-Register ALU Instruction:

Reg[rd]  $\leftarrow \text{ALUOut};$

#### Register-Immediate ALU Instruction:

Reg[rt]  $\leftarrow \text{ALUOut};$

#### Load Instruction:

Reg[rt]  $\leftarrow \text{LMD};$

## SOME EXAMPLE INSTRUCTION EXECUTION

### ADD R2, R5, R10

IF	IR $\leftarrow$ Mem [PC]; NPC $\leftarrow$ PC + 4;
ID	A $\leftarrow$ Reg [rs]; B $\leftarrow$ Reg [rt];
EX	ALUOut $\leftarrow$ A + B;
MEM	PC $\leftarrow$ NPC;
WB	Reg [rd] $\leftarrow$ ALUOut;

### ADDI R2, R5, 150

IF	IR $\leftarrow$ Mem [PC]; NPC $\leftarrow$ PC + 4;
ID	A $\leftarrow$ Reg [rs]; Imm $\leftarrow$ (IR <sub>15</sub> ) <sup>16</sup> ## IR <sub>15,0</sub>
EX	ALUOut $\leftarrow$ A + Imm;
MEM	PC $\leftarrow$ NPC;
WB	Reg [rt] $\leftarrow$ ALUOut;

### LW R2, 200 (R6)

IF	IR $\leftarrow$ Mem [PC]; NPC $\leftarrow$ PC + 4;
ID	A $\leftarrow$ Reg [rs]; Imm $\leftarrow$ (IR <sub>15</sub> ) <sup>16</sup> ## IR <sub>15,0</sub>
EX	ALUOut $\leftarrow$ A + Imm;
MEM	PC $\leftarrow$ NPC; LMD $\leftarrow$ Mem [ALUOut];
WB	Reg [rt] $\leftarrow$ LMD;

### SW R3, 25 (R10)

IF	IR $\leftarrow$ Mem [PC]; NPC $\leftarrow$ PC + 4;
ID	A $\leftarrow$ Reg [rs]; B $\leftarrow$ Reg [rt];
EX	Imm $\leftarrow$ (IR <sub>15</sub> ) <sup>16</sup> ## IR <sub>15,0</sub> ; ALUOut $\leftarrow$ A + Imm;
MEM	PC $\leftarrow$ NPC; Mem [ALUOut] $\leftarrow$ B;
WB	-

### BEQZ R3, Label

IF	IR $\leftarrow$ Mem [PC]; NPC $\leftarrow$ PC + 4;
ID	A $\leftarrow$ Reg [rs]; Imm $\leftarrow$ (IR <sub>15</sub> ) <sup>16</sup> ## IR <sub>15,0</sub>
EX	ALUOut $\leftarrow$ NPC + (Imm << 2); cond $\leftarrow$ (A == 0);
MEM	PC $\leftarrow$ NPC; if (cond) PC $\leftarrow$ ALUOut;
WB	-


END OF LECTURE 21

## Lecture 22: MIPS IMPLEMENTATION (PART 2)

DR. KAMALIKA DATTA  
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING, NIT MEGHALAYA









### Simplicity of the Control Unit Design

- Due to the regularity in instruction encoding and simplicity of the instruction set, the design of the control unit becomes very easy.
- Control signals in the data path:
 

a) LoadPC	i) LoadIMM	q) LoadLMD
b) LoadNPC	j) MuxALU1	r) MuxWB
c) ReadIM	k) MuxALU2	s) WriteReg
d) LoadIR	l) ALUfunc	
e) ReadRegPort1	m) LoadALUOut	
f) ReadRegPort2	n) MuxPC	
g) LoadA	o) ReadDM	
h) LoadB	p) WriteDM	

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA



## END OF LECTURE 22

IIT KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA