

Hardwired Control Unit Design

- Assumption:
 - Each step in this sequence is completed in one clock cycle.
- A counter is used to keep track of the time step.
- The control signals are determined by the following information:
 - Content of control step counter
 - Content of instruction register
 - Content of conditional code flags
 - External input signals such as MFC (Memory Function Complete)




The encoder/decoder circuit is a combinational circuit which generates control signals depending on the inputs provided.
 The step decoder generates separate signal line for each step in the control sequence (T₁, T₂, T₃, etc.).


 Depending on maximum steps required for an instruction, the step decoder is designed.
 If a maximum of 10 steps are required, then a 4 x 16 step decoder is used.


 Among the total set of instructions, the instruction decoder is used to select one of them. (That particular line will be 1 and rest will be 0).


 If a maximum of 100 instructions are present in the ISA then a 7 x 128 instruction decoder is used.


















• There can be a tradeoff between horizontal and vertical micro-instruction encoding.

- Sometimes referred to as Diagonal Micro-instruction Encoding.
- The control signals are grouped into sets S₁, S₂, etc., such that the control signals within a set are mutually exclusive.
- Summary:
 - Horizontal encoding supports unlimited parallelism among micro-instructions
 - Vertical encoding supports strictly sequential execution of micro-instructions.
 - Diagonal encoding does not sacrifice the required level of parallelism, but uses less number of bits per control word as compared to horizontal encoding.



