Design a sequential circuit using RS-FF that has I data input (w) and I data output (z). The output z will become I af in the last 3 clock cycles the number of 15 on the input wis greater than I. Draw the FSM diagram and write /simulate the Verilog code to verify it.

For above condition, we are going to implement a Mealy State machine having four states So. S1. S2. S3. and do the state assignment as:- So =00

 $S_1 = 01$ $S_2 = 10$ $S_3 = 11$

Following is the state diagram to achieve the required ordput. i.e. I'if 31 or more preceeding bits are I in a sequence.




Fig: State diagram of given problem.


How, we want to implement it using SP flip flops. So, the excitation table of SP flip flop is:-


	- market 1975	/		U
and of the same	8	St	S	2
- Indiana	0	0	0	X
	0	1	1	O
The second second	1	0	0	1.
	1	1	X	0
	District Control of the		•	10.7


Stale table:

Present	State	Input	Mex,	t Stale	Output	10	ip flot	input	-fan
SA.	90	W	Bn.	oct	7	SA	PA	Sp	RB
0	0	0	0	0	0	0	X	0	X
0	O			1	0	0	X	1	D
0	1	0	March March (see A. The San Commission Colonical State of the	0	0		0	0	1
0	1		1	1	The second secon	1	0	X	0
	0	0	0	0	0	6		0	X
	0	1	0		Try Parameter variety	D	1	(0
		0	1	0		X	0	0)
		1	1			X	0	×	0


Now, following are the respective Killaps of SA, FA, SB, FB and Z.









Hora, RA = BB



How, Sg = W





PB= W

Z=BAN+BBN+ CABB

Following is the circuit for its implementationsInput(W)

So co

Per on

Per on

Per on

Fig: Atom Circuit to detect more than I highs in last 3 bits with overlap.

Mole: The verilog code and simulation is attached in the Labract.

- As Experiment 9 (Digital Simulation Using ModelSim).

20BDS0405

Verilag to Lusing Case statement.

Following table shows the a conversion of 2421 code to

Let the bits representing 2421 are ADAIAZA3 and 53-1-1 are BOBITES

How the maximum humber represented by the system corresponds to 8 in BCD.


12421 Code					53-1-1 code				
And in the second	Ao	Α,	A2	\mathcal{E}^{A}	Во	BI	B2	B3	BCD
Walest age in plan	0	0	0	0	0	0	0	0	0
on sections and and section	0	0	0	1	0	1	1	1	1
STATE STREET	0	0	1	0	0	1	1	0	2
Control of the sep-paren	0	0	1	1	1	0	1	1	3
endering spieders chief	0	1	0	0	1	0	1	0	4
Special production of the	1	0	1	1	1	0	0	0	5
Southfladert Payer	1	1	0	0	1_	1	1	1	6
STATE OF STREET, STATE OF STREET, STATE OF STREET, STATE OF STATE OF STREET, STATE OF STREET, STATE OF	1	1	0	1	1	1	-1	0	I
-	1	1	1	0	1	1	0	0	8

All other cases signiply don't exist. Hence, can be treated as don't cares.


For Bo, For Bo, Bo, B1, B2, B3 are ? -


100	N			
AOA,	1243	01	11	10
60	0	0	T	0
. 01	1	1	1	n
11	大	X	X	Ø
10		7	[X]	X
1. 1	A 1			

Bo = A2A3 + A0+ A1



Scanned with CamScanner






Hong the required functions to be simulated in verilog are

$$B_{0} = A_{0} + A_{1} + A_{2} A_{3}$$

$$B_{1} = A_{0} + A_{1} A_{2} + \overline{A_{1}} A_{3}$$

$$B_{2} = A_{2} + A_{1} \overline{A_{3}} + \overline{A_{0}} \overline{A_{1}} A_{3}$$

$$B_{3} = A_{1} A_{2} \overline{A_{3}} + \overline{A_{1}} A_{3}$$



Venloglader-

11 To Convert from 2421 code to 53-1-1 Code.
11 Consider 2421 as code A and 53-1-1 as code B for simplicity.

```
module A2B (input [3:0] A, output [3:0] B);

assign B[D] = A[D] | A[I] \Rightarrow | (A[2] & A[3]);

assign B[I] = A[D] | (A[1] & A[2]) | (~A[I] & A[3]);

assign B[Z] = A[2] | (A[1] & ~A[3]) | (~A[D] & ~A[I] & A[3]);

assign B[Z] = (A[I] & A[2] & ~A[3]) | (~A[I] & A[3]);

end module.
```

Note: The verilog simulation along with above code is attached in lab part as Experiment 9 (Digital Simulation with Modelsim).

208050405

(1) How to construct an asynchronous MOD-5 counter.

MOD-7 Counter

MOD-12 Counter.

CO J G J G CIRK

B CIRK F G CIRK

B CIRK F G CIRK

The mod-5 counter can be designed like this . Here, "We have 3 asynchronous JK flip flops whose outputs 9s fed to a NAND gates by complementing the middle one. Hence, MOD-5 counter can be realized.

6 MOD-7 Counter





Fig: MDD-7 Counter (Asynchronous).

In this way, the MOD-7 counter can be designed by feeding the outputs of each flip flops to a 3 input hand gate and then subsequently feeding into the clear inputs of the flip-flops. When A,B, C=I,1,1, & NAND gives low output and the flip-flops are cleared thus resetting count to D. In this way, it can count up to 6 as a MoD-7 counter.

177







Fig: MOD-12 Counter (Asynchronous Counter).

Here, If the have implemented MOD-12 asynchronous counter by Using 4 bits counter (4 tap-tlops). The outputs C and D are fed to NAND such that when both (and D are 1.1., the NAND gives low output thus clearing all the tap-tlops and the counting process structs over again and reaches up to 11 and again clears at 12 and the cycle continues.

Inthis way. MDD-12 asynchronous counter can be constructed.



Ans: The above given counter is a MDD-60 counter.

Without NAND gate on clear, it could count upto 63
as a MDD 64 counter But, since NAND is applied and input is given as from CID, E, F, the whole circuit will set to clear when C,D,E,F=1.

q.e. 2424+27+2 = 60

Hence, the counter resets at 60 by counting upto 59.

So, It is a MOD-60 counter.