FLOATING POINT OPERATION

Floating Point Number representation

- * The location of the fractional point is not fixed to a certain location
- * The range of the representable numbers is wide

$$F = EM$$

- Mantissa Signed fixed point number, either an integer or a fractional number
- Exponent
 Designates the position of the radix point

Floating Point Number Representation

Note:

In Floating Point Number representation, only Mantissa(M) and Exponent(E) are explicitly represented. The Radix(R) and the position of the Radix Point are implied.


Example

A binary number +1001.11 in 16-bit floating point number representation (6-bit exponent and 10-bit fractional mantissa)

Normal Form

- There are many different floating point number representations of the same number
 - → Need for a unified representation in a given computer
- the most significant position of the mantissa contains a non-zero digit

IEEE-754 Floating Point Formats



IEEE-754 Examples

Value		Bit Pattern				
		Sign	Exponent	Fraction		
(a)	$+1.101 \times 2^{5}$	0	1000 0100	101 0000 0000 0000 0000 0000		
(b)	-1.01011×2^{-126}	1	0000 0001	010 1100 0000 0000 0000 0000		
(c)	$+1.0 \times 2^{127}$	0	1111 1110	$000\ 0000\ 0000\ 0000\ 0000\ 0000$		
(d)	+0	0	0000 0000	$000\ 0000\ 0000\ 0000\ 0000\ 0000$		
(e)	-0	1	0000 0000	$000\ 0000\ 0000\ 0000\ 0000\ 0000$		
(f)	+∞	0	1111 1111	$000\ 0000\ 0000\ 0000\ 0000\ 0000$		
(g)	$+2^{-128}$	0	0000 0000	010 0000 0000 0000 0000 0000		
(h)	+NaN	0	1111 1111	011 0111 0000 0000 0000 0000		

IEEE-754 Conversion Example

Represent -12.62510 in single precision IEEE-754 format.

- Step #1: Convert to target base. -12.62510 = -1100.101₂
- Step #2: Normalize. $-1100.101_2 = -1.100101_2 \times 2^3$
- Step #3: Fill in bit fields. Sign is negative, so sign bit is 1. Exponent is in excess 127 (not excess 128!), so exponent is represented as the

unsigned integer 3 + 127 = 130. Leading 1 of significant is hidden, so

final bit pattern is:

Character Representation ASCII

ASCII (American Standard Code for Information Interchange) Code

MSB (3 bits)

LSB (4 bits)

	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	Р	6	Р
1	SOH	DC1	!	1	Α	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3	#	3	C	S	C	S
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	Ε	U	е	u
6	ACK	SYN	&	6	F	V	f	V
7	BEL	ETB	"	7	G	W	g	W
8	BS	CAN	(8	Н	X	h	X
9	HT	EM)	9	I	Υ	I	У
Α	LF	SUB	*	:	J	Z	j	Z
В	VT	ESC	+	;	K	[k	{
С	FF	FS	,	<	L	1	I	
D	CR	GS	-	=	M]	m	}
Ε	SO	RS		>	N	m	n	~
F	SI	US	1	?	0	n	0	DEL
	1 2 3 4 5 6 7 8 9 A B C D E	0 NUL 1 SOH 2 STX 3 ETX 4 EOT 5 ENQ 6 ACK 7 BEL 8 BS 9 HT A LF B VT C FF D CR E SO	0 NUL DLE 1 SOH DC1 2 STX DC2 3 ETX DC3 4 EOT DC4 5 ENQ NAK 6 ACK SYN 7 BEL ETB 8 BS CAN 9 HT EM A LF SUB B VT ESC C FF FS D CR GS E SO RS	0 NUL DLE SP 1 SOH DC1 ! 2 STX DC2 " 3 ETX DC3 # 4 EOT DC4 \$ 5 ENQ NAK % 6 ACK SYN & 7 BEL ETB ' 8 BS CAN (9 HT EM) A LF SUB * B VT ESC + C FF FS , D CR GS - E SO RS .	0 NUL DLE SP 0 1 SOH DC1 ! 1 2 STX DC2 " 2 3 ETX DC3 # 3 4 EOT DC4 \$ 4 5 ENQ NAK % 5 6 ACK SYN & 6 7 BEL ETB ' 7 8 BS CAN (8 9 HT EM) 9 A LF SUB * : B VT ESC + ; C FF FS , < D CR GS - = E SO RS . >	0 NUL DLE SP 0 @ 1 SOH DC1 ! 1 A 2 STX DC2 " 2 B 3 ETX DC3 # 3 C 4 EOT DC4 \$ 4 D 5 ENQ NAK % 5 E 6 ACK SYN & 6 F 7 BEL ETB ' 7 G 8 BS CAN (8 H 9 HT EM) 9 I A LF SUB * : J B VT ESC + ; K C FF FS , < L D CR GS - = M E SO RS . > N	0 NUL DLE SP 0 @ P 1 SOH DC1 ! 1 A Q 2 STX DC2 " 2 B R 3 ETX DC3 # 3 C S 4 EOT DC4 \$ 4 D T 5 ENQ NAK % 5 E U 6 ACK SYN & 6 F V 7 BEL ETB ' 7 G W 8 BS CAN (8 H X 9 HT EM) 9 I Y A LF SUB * : J Z B VT ESC + ; K [C FF FS , < L \ D CR GS - = M] E SO RS . > N m	0 NUL DLE SP 0 @ P ' 1 SOH DC1 ! 1 A Q a 2 STX DC2 " 2 B R b 3 ETX DC3 # 3 C S C 4 EOT DC4 \$ 4 D T d 5 ENQ NAK % 5 E U e 6 ACK SYN & 6 F V f 7 BEL ETB ' 7 G W g 8 BS CAN (8 H X h 9 HT EM) 9 I Y I A LF SUB * : J Z j B VT ESC + ; K [k C FF FS , < L \ I D CR GS - = M] m E SO RS . > N m n

Control Character Representation (ASCII)

NUL	Null	DC1	Device Control 1
SOH	Start of Heading (CC)	DC2	Device Control 2
STX	Start of Text (CC)	DC3	Device Control 3
ETX	End of Text (CC)	DC4	Device Control 4
EOT	End of Transmission (CC)	NAK	Negative Acknowledge (CC)
ENQ	Enquiry (CC)	SYN	Synchronous Idle (CC)
ACK	Acknowledge (CC)	ETB	End of Transmission Block (CC)
BEL	Bell	CAN	Cancel
BS	Backspace (FE)	EM	End of Medium
нт	Horizontal Tab. (FE)	SUB	Substitute
LF	Line Feed (FE)	ESC	Escape
VT	Vertical Tab. (FE)	FS	File Separator (IS)
FF	Form Feed (FE)	GS	Group Separator (IS)
CR	Carriage Return (FE)	RS	Record Separator (IS)
so	Shift Out	US	Unit Separator (IS)
SI	Shift In	DEL	Delete
DLE	Data Link Escape (CC)		

(CC) Communication Control

(FE) Format Effector

(IS) Information Separator

The EBCDIC character code, shown with hexadecimal indices

00 NUL 20 DS 40 SP 60 - 80
02 STX 22 FS 42 62 82 b A2 s C2 B E2 S 03 ETX 23 43 63 83 c A3 t C3 C E3 T 04 PF 24 BYP 44 64 84 d A4 u C4 D E4 U 05 HT 25 LF 45 65 85 e A5 v C5 E E5 V 06 LC 26 ETB 46 66 86 f A6 w C6 F E6 W 07 DEL 27 ESC 47 67 87 g A7 x C7 G E7 X 08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ° 8A AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C <
03 ETX 23
04 PF 24 BYP 44 64 84 d A4 u C4 D E4 U 05 HT 25 LF 45 65 85 e A5 v C5 E E5 V 06 LC 26 ETB 46 66 86 f A6 w C6 F E6 W 07 DEL 27 ESC 47 67 87 g A7 x C7 G E7 X 08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ' 8A AA AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C <
05 HT 25 LF 45 65 85 e A5 v C5 E E5 V 06 LC 26 ETB 46 66 86 f A6 w C6 F E6 W 07 DEL 27 ESC 47 67 87 g A7 x C7 G E7 X 08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ' 8A AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C <
06 LC 26 ETB 46 66 86 f A6 w C6 F E6 W 07 DEL 27 ESC 47 67 87 g A7 x C7 G E7 X 08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ' 8A AA AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB CB 0C FF 2C 4C <
07 DEL 27 ESC 47 67 87 g A7 x C7 G E7 X 08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ' 8A AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C <
08 28 48 68 88 h A8 y C8 H E8 Y 09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A ' 8A AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C 6C % 8C AC CC EC 0D CR 2D ENQ 4D (6D 8D AD CD ED 0E SO 2E ACK 4E + 6E > 8E AE CE EE 0F SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 & 70 90 B0 D0 } F0 0 11 DC1<
09 29 49 69 89 i A9 z C9 I E9 Z 0A SMM 2A SM 4A ¢ 6A 8A AA CA EA 0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C 6C % 8C AC CC EC 0D CR 2D ENQ 4D (6D 8D AD CD ED 0E SO 2E ACK 4E + 6E > 8E AE CE EE 0F SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 & 70 90 B0 D0 } F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2
0A SMM 2A SM 4A ¢ 6A ' 8A AB AA CB EA 0B VT 2B CU2 4B 6B , 8B AB CB EB CC EC 0C FF 2C 4C < 6C % 8C AC CC EC
0B VT 2B CU2 4B 6B , 8B AB CB EB 0C FF 2C 4C 6C % 8C AC CC EC 0D CR 2D ENQ 4D 6D 8D AD CD ED 0E SO 2E ACK 4E 6E 8E AE CE EE 0F SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 & 70 90 B0 D0 } F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
0C FF 2C 4C 6C % 8C AC CC EC 0D CR 2D ENQ 4D 6D 8D AD CD ED 0E SO 2E ACK 4E 6E 8E AE CE EE 0F SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 8 70 90 B0 D0 F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
0D CR 2D ENQ 4D (6D _ 8D AD CD ED ED CE EE 0E SO 2E ACK 4E + 6E > 8E AE CF EE 6F ? 8F AF CF EF 6F ? 8F AF CF EF 6F P DO PO BO DO PO PO BO DO PO
0E SO 2E ACK 4E + 6E > 8E AE CE EE 0F SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 & 70 90 B0 D0 } F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
OF SI 2F BEL 4F 6F ? 8F AF CF EF 10 DLE 30 50 & 70 90 B0 D0 F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
10 DLE 30 50 & 70 90 B0 D0 } F0 0 11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
11 DC1 31 51 71 91 j B1 D1 J F1 1 12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
12 DC2 32 SYN 52 72 92 k B2 D2 K F2 2
12 TM 22 52 72 02 1 D2 T02 T D2 2
14 RES 34 PN 54 74 94 m B4 D4 M F4 4
15 NL 35 RS 55 75 95 n B5 D5 N F5 5
16 BS 36 UC 56 76 96 o B6 D6 O F6 6
17 IL 37 EOT 57 77 97 p B7 D7 P F7 7
18 CAN 38 58 78 98 q B8 D8 Q F8 8
19 EM 39 59 79 99 r B9 D9 R F9 9
1A CC 3A 5A ! 7A : 9A BA DA FA
1B CU1 3B CU3 5B \$ 7B # 9B BB DB FB
1C IFS 3C DC4 5C · 7C @ 9C BC DC FC
1D IGS 3D NAK 5D) 7D 9D BD DD FD
1E IRS 3E 5E; 7E = 9E BE DE FE
1F IUS 3F SUB 5F - 7F " 9F BF DF FF

The EBCDIC control character representation

	Start of text Data Link Escape				Device Control 1 BEL Bell Device Control 2 SP Space
BS	Backspace	DS	Digit Select		Device Control 4 IL Idle
ACK	Backspace Acknowledge	\overline{PN}	Punch On		Customer Use 1 NUL Null
SOH	Start of Heading	$_{\rm SM}$	Set Mode	CU2	Customer Use 2
ENQ	Enquiry	LC	Lower Case	CU3	Customer Use 3
ESC	Escape	CC	Cursor Control	SYN	Synchronous Idle
BYP	Bypass	CR	Carriage Return	IFS	Interchange File Separator
CAN	Cancel	EM	End of Medium	EOT	End of Transmission
RES	Restore	FF	Form Feed	ETB	End of Transmission Block
SI	Shift In	TM	Tape Mark	NAK	Negative Acknowledge
SO	Shift Out	UC	Upper Case	SMM	Start of Manual Message Start of Significance
DEL	Delete	FS	Field Separator	SOS	Start of Significance
SUB	Substitute	HT	Horizontal Tab	IGS	Interchange Group Separator
NL	New Line	VT	Vertical Tab	IRS	Interchange Record Separator
LF	Line Feed	UC	Upper Case	IUS	Interchange Unit Separator

References

Text Book


- M. M. Mano, Computer System Architecture, Prentice-Hall,2004
- William Stallings "Computer Organization and architecture" Prentice Hall, 7th edition, 2006

Floating Point Operations

FP Arithmetic +/-

- Check for zeros
- Align Mantissa (adjusting exponents)
- Add or subtract Mantissa's
- Normalize the result


FP Addition & Subtraction Flowchart



Floating Point Multiplication

- Check for zero
- Add exponents
- Multiply Mantissa's
- Normalize
- Round
- All intermediate results should be in double length storage

Floating Point Multiplication




- Perform floating point multiplication:
 - 0 10000011 1100000.....
 - 0 11000000 1010000.....

- 1 00000111 1000000.....
- 0 11100000 1000000.....

Floating Point Division

- Check for zero
- Subtract exponents
- Divide Mantissa's
- Normalize
- Round

Floating Point Division



References

Text Book

- William Stallings "Computer Organization and architecture" Prentice Hall, 7th edition, 2006
- http://courses.cs.tamu.edu/rabi/cpsc321/lect ures/lec06.ppt