

# CSE1003 Digital Logic and Design

## Module 3

### Combinational Circuits I

#### L1

---

Dr. S.Hemamalini

Professor

School of Electrical Engineering

VIT Chennai

# Contents

4 hrs

- 
- Adder
  - Subtractor
  - Code converter
  - Analyzing a combinational circuit

# Digital Circuits


---

## Combinational Logic Circuits

- Output at any instant of time depends only on the inputs present at that instant of time.
- The logic gate is the most basic building block of combinational logic.
- Combinational logic circuits do not have memory elements (storage device).
- It can be designed using gates or available ICs.
- Adder, subtractor, ALU comparators, parity generator and checker, multiplexer, demultiplexer, encoder, and code converters are the examples of combinational logic circuits.

## Sequential Logic Circuits

- The output depends upon not only the present but also the past state of inputs.
- Sequential circuits comprise both logic gates and memory elements such as flip-flops.






# ARITHMETIC CIRCUITS


## Arithmetic/Logic Unit

- All arithmetic operations take place in the arithmetic/logic unit (ALU) of a computer.
- The arithmetic/logic unit contains at least two flip-flop registers: the B register and the accumulator register.
- It also contains combinational logic, which performs the arithmetic and logic operations on the binary numbers that are stored in the B register and the accumulator.



# Block diagram of a combinational circuit

---





# DESIGN PROCEDURE

---

Any combinational circuit can be designed by the following steps of design procedure.

1. The problem is stated.
2. Identify the input variables and output functions.
3. The input and output variables are assigned letter symbols.
4. The truth table is prepared that completely defines the relationship between the input variables and output functions.
5. The simplified Boolean expression is obtained by any method of minimization—algebraic method, Karnaugh map method, or tabulation method.
6. A logic diagram is realized from the simplified expression using logic gates.

# Design Constraints

---

- (1) minimum number of gates
- (2) Minimum number of outputs
- (3) minimum propagation time of the signal through a circuit
- (4) minimum number of interconnections
- (5) limitations of the driving capabilities of each logic gate



# ADDERS

---

- The most basic arithmetic operation is the addition of two binary digits.

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 0$$

$$1 + 1 = 10$$

Carry Sum

- A combinational circuit that performs the addition of two 1-bit numbers is called as **half-adder**.
- The logic circuit that adds three 1-bit numbers is called as **full-adder**.




# Half-Adder

- The logic circuit that performs the addition of two 1-bit numbers is called as half-adder.
- It is the basic building block for addition of two single bit numbers.
- This circuit has two outputs namely Carry (C) and Sum (S).

**Truth table for half-adder**

| Inputs |   | Outputs |           |
|--------|---|---------|-----------|
| A      | B | Sum (S) | Carry (C) |
| 0      | 0 | 0       | 0         |
| 0      | 1 | 1       | 0         |
| 1      | 0 | 1       | 0         |
| 1      | 1 | 0       | 1         |

**Block diagram of a half-adder**



# Half-Adder

- **K-map Simplification for Carry and Sum**

|          |   | <i>B</i> |   |
|----------|---|----------|---|
|          |   | 0        | 1 |
| <i>A</i> | 0 | 0        | 1 |
|          | 1 | 1        | 0 |

K-map for sum output


$$S = \bar{A}B + A\bar{B} = (A \oplus B)$$

|          |   | <i>A</i> |   |
|----------|---|----------|---|
|          |   | 0        | 1 |
| <i>B</i> | 0 | 0        | 0 |
|          | 1 | 0        | 1 |

K-map for carry output

$$C = A.B$$

Logic circuit






# Logic diagram of half-adder using only 2-input NOR gates

Sum,



$$\begin{aligned} S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\ &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\ &= (A + B)(\bar{A} + \bar{B}) \\ &= \overline{(A + B)(\bar{A} + \bar{B})} \\ &= \overline{A + B} + \overline{\bar{A} + \bar{B}} \end{aligned}$$

Carry,

$$C = AB = \overline{\overline{AB}} = \overline{\bar{A} + \bar{B}}$$



For the half-adder circuit of Figure (a), the inputs applied at A and B are as shown in Figure (b). Plot the corresponding SUM and CARRY outputs for the half-adder.





# Full-Adder

---

- A half-adder has two 1-bit inputs and there is no provision to add a carry which could have been generated from lower bit order additions. This limitation of half-adder is overcome in full-adder.
- A full adder circuit is an arithmetic circuit block that can be used to add three bits to produce a sum and a carry output.

# Full-Adder

| Inputs |   |          | Outputs     |                 |
|--------|---|----------|-------------|-----------------|
| A      | B | $C_{in}$ | Sum ( $S$ ) | Carry $C_{out}$ |
| 0      | 0 | 0        | 0           | 0               |
| 0      | 0 | 1        | 1           | 0               |
| 0      | 1 | 0        | 1           | 0               |
| 0      | 1 | 1        | 0           | 1               |
| 1      | 0 | 0        | 1           | 0               |
| 1      | 0 | 1        | 0           | 1               |
| 1      | 1 | 0        | 0           | 1               |
| 1      | 1 | 1        | 1           | 1               |

| C | AB |    |    |    |
|---|----|----|----|----|
|   | 00 | 01 | 11 | 10 |
| 0 | 0  | 1  | 0  | 1  |
| 1 | 1  | 0  | 1  | 0  |

K-map for sum  $S$


| C | AB |    |    |    |
|---|----|----|----|----|
|   | 00 | 01 | 11 | 10 |
| 0 | 0  | 0  | 1  | 0  |
| 1 | 0  | 1  | 1  | 1  |

K-map for  $C_{out}$

Sum,

$$\begin{aligned}
 S &= \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C}_{in} + A B C_{in} + A \overline{B} \overline{C}_{in} \\
 &= C_{in} (\overline{A} \overline{B} + AB) + \overline{C}_{in} (\overline{A} B + A \overline{B}) \\
 &= C_{in} (A \odot B) + \overline{C}_{in} (A \oplus B) \\
 &= C_{in} (\overline{A \oplus B}) + \overline{C}_{in} (A \oplus B) \\
 S &= C_{in} \oplus A \oplus B
 \end{aligned}$$


Carry,  $C_{out} = AB + AC_{in} + BC_{in}$






# Full-Adder

The full-adder circuit can be formed with two half-adders and one OR gate.




Logic circuit



Symbol


# Full-Adder

---





# Full-Adder using NAND Gates



Logic diagram of a full-adder using only 2-input NAND gates

# SUBTRACTORS

---

- The logic circuit of subtraction of two 1-bit numbers is called as **half-subtractor**.
- The logic circuit, which performs the subtraction of two 1-bit numbers, taking into account the borrow of the pervious stage, is called as **full-subtractor**.

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$


$$0 - 1 = 1 \text{ (with borrow 1)}$$




# Half-Subtractor

Truth Table of Half-subtractor


| Inputs |   | Outputs |                  |
|--------|---|---------|------------------|
| A      | B | D       | B <sub>out</sub> |
| 0      | 0 | 0       | 0                |
| 0      | 1 | 1       | 1                |
| 1      | 0 | 1       | 0                |
| 1      | 1 | 0       | 0                |




Block diagram of a half-subtractor



K-map for difference output



K-map for borrow output




Logic diagram of a half-subtractor

$$D = \bar{A}.B + A.\bar{B}$$

$$B_0 = \bar{A}.B$$

# Half-Subtractor using NOR Gates



Logic diagram of a half-subtractor using only 2-input NOR gates


$$\begin{aligned}
 D &= A \oplus B = A\bar{B} + \bar{A}B = A\bar{B} + B\bar{B} + \bar{A}B + A\bar{A} \\
 &= \bar{B}(A + B) + \bar{A}(A + B) \\
 D &= \overline{B + \overline{A + B}} + \overline{A + \overline{A + B}}
 \end{aligned}$$

$$B = \bar{A}B = \bar{A}(A + B) = \overline{\overline{\bar{A}(A + B)}} = \overline{A + (\overline{A + B})}$$



# Full-Subtractor

- A full subtractor performs subtraction operation on two bits, a minuend and a subtrahend.
- It also takes into consideration whether a '1' has already been borrowed by the previous adjacent lower minuend bit or not.
- Therefore, there are three input bits, namely the two bits to be subtracted and a borrow bit designated as  $B_{in}$ .
- There are two outputs, namely the difference output  $D$  and the borrow output  $B_{out}$ .
- The BORROW output bit tells whether the minuend bit needs to borrow a '1' from the next possible higher minuend bit.



# Full-Subtractor

Truth table of Full-Subtractor

| Inputs |     |          | Outputs |           |  |
|--------|-----|----------|---------|-----------|--|
| $A$    | $B$ | $B_{in}$ | $D$     | $B_{out}$ |  |
| 0      | 0   | 0        | 0       | 0         |  |
| 0      | 0   | 1        | 1       | 1         |  |
| 0      | 1   | 0        | 1       | 1         |  |
| 0      | 1   | 1        | 0       | 1         |  |
| 1      | 0   | 0        | 1       | 0         |  |
| 1      | 0   | 1        | 0       | 0         |  |
| 1      | 1   | 0        | 0       | 0         |  |
| 1      | 1   | 1        | 1       | 1         |  |

| AB               | $B_{in}$       |          |
|------------------|----------------|----------|
|                  | $\bar{B}_{in}$ | $B_{in}$ |
| $\bar{A}\bar{B}$ |                | 1        |
| $\bar{A}B$       | 1              |          |
| $AB$             |                | 1        |
| $A\bar{B}$       | 1              |          |

| AB               | $B_{in}$       |          |
|------------------|----------------|----------|
|                  | $\bar{B}_{in}$ | $B_{in}$ |
| $\bar{A}\bar{B}$ |                | 1        |
| $\bar{A}B$       | 1              | 1        |
| $AB$             |                | 1        |
| $A\bar{B}$       |                |          |

Karnaugh maps for difference and borrow outputs

$$D = \bar{A}.\bar{B}.B_{in} + \bar{A}.B.\bar{B}_{in} + A.\bar{B}.\bar{B}_{in} + A.B.B_{in}$$



$$B_o = \bar{A}.\bar{B}.B_{in} + \bar{A}.B.\bar{B}_{in} + \bar{A}.B.B_{in} + A.B.B_{in}$$

$$B_o = \bar{A}.B + \bar{A}.B_{in} + B.B_{in}$$




# Full-Subtractor

A full subtractor using two half-subtractors



# Full Subtractor Using NAND Gates



Difference,

$$D = A \oplus B \oplus B_{in} = \overline{\overline{(A \oplus B) \oplus B_{in}}}$$

$$= \overline{(A \oplus B)(A \oplus B)B_{in} \cdot B_{in}(A \oplus B)B_{in}}$$

where,

$$A \oplus B = \overline{\overline{A \cdot \overline{AB} \cdot B \cdot \overline{AB}}}$$

Borrow,

$$B_{out} = \overline{\overline{AB} + B_{in}(A \oplus B)} = \overline{\overline{AB} + B_{in}(A \oplus B)}$$

$$= \overline{\overline{AB} \cdot B_{in}(A \oplus B)}$$

$$= \overline{B(\overline{A} + \overline{B}) \cdot B_{in}(\overline{B_{in}} + (A \oplus B))}$$

$$B_{out} = \overline{[B \cdot \overline{AB}] \cdot [B_{in} \{B_{in} \cdot (A \oplus B)\}]}$$