

# **CSE1003**

# **Digital Logic and Design**

## **Module 2**

## **BOOLEAN ALGEBRA L1**

Dr. S. Hemamalini

Professor

School of Electrical Engineering

VIT Chennai

## **Module 2**

# **BOOLEAN ALGEBRA**


**8 hrs**

- Boolean algebra
- Properties of Boolean algebra
- Boolean functions
- Canonical and Standard forms
- Logic gates - Universal gates
- Karnaugh map - Don't care conditions
- Tabulation Method

# Logic Gates

- The logic gate is the most basic building block of any digital system, including computers.
- Each one of the basic logic gates is a piece of hardware or an electronic circuit that can be used to implement some basic logic expression, also known as Boolean expressions.
- There are three basic logic gates, namely the OR gate, the AND gate and the NOT gate.
- Other logic gates that are derived from these basic gates are the NAND gate, the NOR gate, the EXCLUSIVEOR gate and the EXCLUSIVE-NOR gate.

# APPLICATIONS OF LOGIC GATES




# Microprocessors

TC

rs  
large  
LSI

## Flash Memories



Digital Data Transmission and Internet



# Positive and Negative Logic


$\downarrow V_1$        $\downarrow V_0$

- The binary variables, can have either of the two states, i.e. the logic '0' state or the logic '1' state.
- These logic states in digital systems such as computers, for instance, are represented by two different voltage levels or two different current levels.

1	ON	High	+5 V
0	OFF	Low	0 V

# Truth Table

- A truth table lists all possible combinations of input binary variables and the corresponding outputs of a logic system.
- The logic system output can be found from the logic expression, often referred to as the Boolean expression, that relates the output with the inputs of that very logic system.



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Two-input logic system


1  
2  
2<sup>2</sup> = 4  
1

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


Truth table of a three-input logic system

3  
2  
2<sup>3</sup> = 8

# Logic Gates



Inverter gate





Truth table

Input	Output
A	$\bar{A}$
0	1
1	0

A NOT gate or *inverter* outputs a logic level that's the opposite (complement) of the input logic level.


## NOT Gate

Inverted




Circuit Diagram


### PIN DIAGRAM:



### Timing diagram



# AND GATE




Truth Table

Input	Input	Output
A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


The output of an AND gate is HIGH only when both inputs are HIGH.

logical multiplication

$$V_{CC} = 5V$$




PIN DIAGRAM:




## Application of an AND gate

- An AND gate is commonly used as an ENABLE or INHIBIT gate to allow or disallow passage of data from one point in the circuit to another.
- One such application of enabling operation, for instance, is in the measurement of the frequency of a pulsed waveform or the width of a given pulse with the help of a counter.
- In the case of frequency measurement, a gating pulse of known width is used to enable the passage of the pulse waveform to the counter's clock input.
- In the case of pulse width measurement, the pulse is used to enable the passage of the clock input to the counter.






# OR GATE




Input A	Input B	Output $A+B$
0	0	0
0	1	1
1	0	1
1	1	1

The output of an OR gate will go HIGH if one or both inputs goes HIGH. The output only goes LOW when both inputs are LOW.




**PIN DIAGRAM:**




## Application of an OR gate

- An OR gate can be used in all those situations where the occurrence of any one or more than one event needs to be detected or acted upon.




## X-OR Gate




Input A	Input B	Output $\bar{A}B + A\bar{B}$
0	0	0
0	1	1
1	0	1
1	1	0


The output of an XOR gate goes HIGH if the inputs are different from each other. XOR gates only come with two inputs.



**PIN DIAGRAM :**



## NOR Gate




Input A	Input B	Output $\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Combines the NOT function with an OR gate; output goes LOW if one or both inputs are LOW, output goes HIGH when both inputs are LOW.




**PIN DIAGRAM :**




7402 Quad 2 Input NOR

## NAND Gate




Input A	Input B	Output $A \cdot B$
0	0	1
0	1	1
1	0	1
1	1	0


Combines the NOT function with an AND gate; output only goes LOW when both inputs are HIGH.



**PIN DIAGRAM :**




# X-NOR Gate




Input A	Input B	Output $A \cdot B + \bar{A} \cdot \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	1

Combines the NOT function with an XOR gate; output goes HIGH if the inputs are the same.




$$Y = (\overline{A \oplus B}) = (A \cdot B + \bar{A} \cdot \bar{B})$$

**PIN DIAGRAM :**




## NOT Gate

- For the logic circuit arrangements of Figs (a) and (b), draw the output waveform.





In the case of the OR gate arrangement of Fig. (a), the output will be permanently in logic '1' state as the two inputs can never be in logic '0' state together owing to the presence of the inverter.





In the case of the AND gate arrangement of Fig. (b), the output will be permanently in logic '0' state as the two inputs can never be in logic '1' state together owing to the presence of the inverter.

# OR GATE


- How would you hardware-implement a four-input OR gate using two-input OR gates only?



- Draw the output waveform for the OR gate and the given pulsed input waveforms of Fig.




(a)






Show the logic arrangements for implementing:




(a) a four-input NAND gate using two-input AND gates and NOT gates



## Implementation of basic logic gates using only NAND gates




# Implementation of basic logic gates using only NOR gates



## Do it by yourself

- Draw the truth table of the logic circuit shown in



A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1