


Name : Abhishek Srivastava.
 Reg. No. : 19BCE10071
 Subject : Computer Networks
 Date : Mar 7, 2021
 Slot : A11 + A12 + A13

Midterm Examination.

Q2]

Connection running at A computer with at port address i. Another connection running at B computer at port address j.



Explanation.

(2)

At Application layer.

- We have data

In transport layer

- We have Segment where port number (i, j) of both computers are added.

In network layer.

- we have packet where data, port number and the Computer address (A, D) is added.

In data link layer

- We have Frames where data, port number (i, j) , Computer address (A, D) and the header and Tail is added.


Q1]

Consequences if the connection fails

(a) Five devices arranged in Mesh topology.


If one connection fails, the other connections will still be working.

which means if A fails, it will not affect the working of B, C, D or E.



b) Five devices arranged in Star topology (No Hub)

If one connection fails, the other devices will still be able to send data through the Hub; there will be no access to the device which has failed connection to hub.




(Diagram with Hub)

If A fails, system will remain unaffected.

(4)

c) Five devices arranged in Bus Topology

If ^{the bus} one connection fails, all the other transmission stops. If the drop line fails, only the corresponding device cannot operate.




If i-j fails → All transmission will stop.

If k-l fails → Only B will stop operating.

d) Five devices in Ring topology.

If any of the connection fails, it may disable the whole network.



Prevention:-

- Use dual ring
- By-pass Mechanism.

Q3]

- (a) A circuit switched network needs end-to-end addressing during the setup and teardown phases to create a connection for the entire data transfer phase.


Once a connection is made, the data flow through the resources which are reserved. The duration of entire data transfer, the switches remain connected. There is no necessity for further addressing.

- (b) Virtual switching network is a category of packet switching network, where a virtual path is established between the source and the destination system for data communication to occur.

Virtual circuit network needs addressing in three phases (setup phase, Data transfer, teardown phase). It is needed to make entry in the switching table. The entry is made for each request for connection. During the data transfer phase, each packet needs to carry a virtual-circuit identifier to show which virtual circuit that particular packet flows.

VIRTUAL CIRCUIT NETWORK

⑥



Q4]

GivenTotal data to be transmitted = 10^6 bitsPacket size = 10^3 bits \therefore No. of packet to be transmitted = $\frac{10^6}{10^3}$ $= 10^3$ packetsDistance = 5000 Km
 $= 5 \times 10^6$ mPropagation Speed = 2×10^8 m/s

$$\therefore \text{Propagation Delay of 1 ACK} = \frac{\text{Distance}}{\text{Propagation Speed}}$$

$$= \frac{5 \times 10^6}{2 \times 10^8} = 0.025 \text{ sec.}$$

Transmission Delay = 10 sec.

Processing Delay = 10 sec

Waiting delay = 10 sec.

$$\text{Total Time} = 1000 \times (\text{No. of packet}) \times (2 \times \text{propagation delay}) + \text{Transmission delay} + \text{processing delay} + \text{Waiting time.}$$

$$= 1000 \times (2 \times 0.025) + 10 + 10 + 10$$

$$= (1000 \times 0.05) + 30 = 50 + 30$$

$$= \boxed{80 \text{ sec.}}$$

Q5] CRC method

Given:-

Bit Stream = 11011110

Polynomial Generator = $x^4 + 1$

$\approx 10001 \approx [x^4 \times 1 + x^3 \times 0 + x^2 \times 0 + x^1 \times 0 + x^0 \times 1]$

We will use division method, add add 3 0's at end of Bit Stream.

10001 $\overline{) 110111100000}$

XOR 10001 \downarrow

10101

XOR 10001 \downarrow

0010010

XOR 10001 \downarrow

00011000

XOR 10001 \downarrow

10010

XOR 10001 \downarrow

111

CRC \longrightarrow

XOR table	
0,0	\rightarrow 0
1,1	\rightarrow 1
0,1	\rightarrow 1
1,0	\rightarrow 1

CRC \rightarrow 0011

The last 4 bit we appended, will be replaced by
CRC \rightarrow 0011

Actual bit string transferred
= 110111100011

Let us suppose, third bit from left is inverted.

~~Actual~~
Received Bit string = 111111100011

Error Detection: Dividing again by 1001, if it leaves
0 as remainder, means there is
no error.

$$\begin{array}{r}
 1001 \overline{) 111111100011} \\
 \underline{xOR \quad 10001} \\
 11101 \\
 \underline{xOR \quad 10001} \\
 11001 \\
 \underline{xOR \quad 10001} \\
 10000 \\
 \underline{10001} \\
 x10011 \\
 \underline{10001} \\
 xOR \\
 \underline{10}
 \end{array}$$

This shows
that there
is some
error in
received code.