Popular repositories

1. udma_uart_vip udma_uart_vip Public

   VIP and simulation scripts for PULP's UDMA UART module

   SystemVerilog 7 1

2. alveo-memory-tester alveo-memory-tester Public

   Memory read write tester for Xilinx Alveo cards

   SystemVerilog 1 1

3. tvm-riscv-demo tvm-riscv-demo Public

   Demonstrator on running TVM on RISC-V with RN18 and KWS examples

   Python 1

4. tf2trt_conversion tf2trt_conversion Public

   Helper code and example code to convert a TensorFlow 2 classifier model (RN50-V1) to Nvidia's TensorRT

   Python

5. kws-tvm kws-tvm Public

   Convert a KWS network from pytorch to TVM and measure perofrmance

   Python

6. axis_fifo_unit_test axis_fifo_unit_test Public

   Unit test for AXIS FIFO that uses the Xilinx AXI4 stream VIP

   Verilog