How to avoid triggering FPGA build when FPGA project open

[AdamVStephen]

Opened my cRio project which has FPGA code. Then opened a simple VI to learn some basic labview. On trying to run the basic VI, a full 30 minute compilation of the main FPGA code was triggered. Other than closing the outer project, is there a way to avoid triggering this?