Talk about design & verification for an IP - Simple Memory -

2014 - 2020

Ando Ki, Ph.D. (adki@fugure-ds.com)


Agenda


- Walk through a complete design flow of a simple memory block.
 - Planning
 - → Preparing
 - → Verifying


- Contents
 - → Design flow
 - Specification
 - Validation
 - VerificationDraw block and timing diagram
 - → Design
 - → Prepare test-bench
 - → Simulation
 - → Synthesis
 - → Gate-level simulation
 - → Projects


Copyright © 2014 by Ando Ki


Design & verification memory (2)




































Prepare gate-level design Do logic synthesis of 'memory.v' using Vivado → 'Makefile' Prepare gate-level Verilog of 'memory.v' → by product of logic synthsis → 'memory.vm' top.v Do verify your gate-level design using ModelSim and Xilinx library → 'Makefile' or 'RunMe.bat' or 'RunMe.sh' for RTL simulation. → Note that Xilinx library is required a '\$XILINX/verilog/src/unisims' Copyright © 2014 by Ando Ki Design & verification memory (15)









ModelSim commands 5 'ModelSim Command Reference Manual' or 'Questa® SIM Command Reference Manual' at 'C:\ModelSim\questasim_10.3\docs\pdfd 5 'vlib': This command creates a design library. vlib [-short | -dos | -long | -unix] [-format { 1 | 3 | 4 }] [-type {directory | archive | flat}] [-lock | -unlock} <design_unit>] [-locklib | -unlocklib] [-unnamed_designs <value>] library_name> 'vlog': This command compiles Verilog source code into a specified working vlog [options] <filename> [<filename> ...] library (or to the work library by default). +define+<macro_name>[=<macro_text>]] [-f <filename>] [-work <library_name>] vsim [options] sommand invokes the VSIM [options] simulator [-c] [-do "<command_string>" | <macro_file_name>] Copyright © 2014 by Ando Ki Design & verification memory (20)

ISE commands

- Select 'Start > Programs > Xilinx ISE Design Suite 12.4 > Documentation'
- XST User Guide for Virtex-4, Virtex-5, Spartan-3, and Newer CPLD Devices, UG627.
- 'xst': Xilinx Synthesis Technology (XST) is a Xilinx application that synthesizes Hardware Description Language (HDL) designs to create Xilinx specific netlist files called NGC files.

xst -ifn project file -ofn log file

- Command Line Tools User Guide, UG628
- inetgen': NetGen is a command line executable that reads Xilinx design files as input, extracts data from the design files, and generates netlists that are used with supported third-party simulation, equivalence checking, and static timing analysis tools.

netgen -sim -ofmt [verilog|vhdl] [options] input_file[.ncd]

Copyright © 2014 by Ando Ki

Design & verification memory (21)

Xilinx libraries

- Library Guide
- refer to

'http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/ise_c_simul ation libraries.htm'

- Look at '\$XILINX/verilog/src' directory
 - → <u>UNISIM</u> library for functional simulation of Xilinx primitives
 - ♦ <u>UniMacro</u> library for functional simulation of Xilinx macros
 - → XilinxCoreLib library for functional simulation of Xilinx cores
 - Xilinx EDK library for behavioral simulation of Xilinx Embedded Development Kit (EDK) IP components
 - → SIMPRIM library for timing simulation of Xilinx primitives
 - → SmartModel/SecureIP simulation library for both functional and timing simulation of Xilinx Hard-IP, such as PPC, PCIe®, GT, and TEMAC IP.

Copyright © 2014 by Ando Ki

Design & verification memory (22)

How to use Xilinx library with ModelSim

Use following options with vlog (ModelSim Verilog compiler).

+libext+.v

- -y \$XILINX/verilog/src
- -y \$XILINX/verilog/src/unisims
- -y \$XILINX/verilog/src/XilinxCoreLib
 - \$XILINX/verilog/src/glbl.v

Copyright © 2014 by Ando Ki

Design & verification memory (23)

Task and function (1/2)

Task

- → Declared within a module
- Referenced only by a behavioral within the module
 - Can be referenced only from within a cyclic (always) or single-pass behavior (initial).
- Parameters passed to task as inputs and inouts and from task a outputs or inputs
- → Local variables can be declared
- Recursion not supported although nesting permitted

Function

- Implement combinational behavior
- → No timing control
 - " '#' or '@' or 'wait' is not permitted
- ◆ May call other functions with no recursion
- → Reference in an expression, e.g., RHS
- → No 'output' or 'inout' allowed
- → No non-blocking assignment
- The purpose of a function is to respond to an input value by returning a single value.
 - A function can be used as an operand in an expression.
 - The value of that operand is the value returned by the function.

Copyright © 2014 by Ando Ki

Task and function (2/2)

Task

- A task can contain time-controlling statements.
- A task can enable other tasks and functions.
- A task can have zero or more arguments of any type.
- A task shall not return a value, since it creates a hierarchical organization of the procedural statements within a Verilog behavior.

Function

- → A function shall execute in one simulation time unit.
- → A function cannot enable a task.
- A function shall have at least one input type argument and shall not have an output or inout type argument.
- A function shall return a single value, which can be scalar (single-bit) or vector (multi-bit).

Copyright © 2014 by Ando Ki

Task and function usage example



// task is not allowed in continuous
// assignment
initial

switch_byte_task(old_val, new_val);

always switch_byte_task(old_val, new_val); // function can be used in continuous assignment wire [31:0] new_val = switch_byte_function(old_val);

initial

new_val = switch_byte_function(old_val);

always

new_val <= switch_byte_function(old_val);


Copyright © 2014 by Ando Ki


```
Form of task


module xxx (...);
...

task task_name;
[input_output_inout_arguments:]
statement;
endtask
...
endmodule

Copyright © 2014 by Ando Ki
```







Verilog Parameter Parameters are constants, not variables. module my_memory Parameter represents constant since it #(parameter ADD_WIDTH=1, DATA_WIDTH=8, DELAY=0) cannot be modified at simulation time. - Comma-separate input wire [ADD_WIDTH-1:0] addr list is possible. , input wire [DATA_WIDTH-1:0] datai , output wire [DATA_WIDTH-1:0] datao , input wire Parameter can have default value. , input wire clk Equation is possible Parameter can be assigned by localparam MEM_DEPTH = 1<<ADD_WIDTH; reg [DATA_WIDTH-1:0] mem[0:MEM_DEPTH-1]; expression. always @ (posedge clk) begin if (rw) #(DELAY) datao = mem[addr]; Parameter can be modified in the module instance statement. else mem[addr] = datai; → The order is important. endmodule module top; Default parameter UmemA (addA, datA, rw, clk); my_memory my_memory #(3,4) my_memory #(3,4,2) my_memory #(,,3) UmemB (addB, datB, rw, clk); UmemC (addC, datC, rw, clk); UmemC (addD, datD, rw, clk); endmodule Parameter overriding Design & verification memory (31) Copyright © 2014 by Ando Ki

Verilog Parameter Parameters are constants, not variables. module my_memory(addr, datai, datao, rw, clk); parameter ADD_WIDTH = 1, DATA_WIDTH = 8; parameter DELAY=0; → Parameter represents constant since it cannot be modified at simulation time. - Comma-separate input [ADD_WIDTH-1:0] addr; input [DATA_WIDTH-1:0] datai; output [DATA_WIDTH-1:0] datao; list is possible. input rw; input clk; Parameter can have default value. parameter MEM_DEPTH = 1 Parameter can be assigned by parameter mcm_DEFIH = 1«ADD_WIDTH; reg [DATA_WIDTH-1:0] mem[0:MEM_DEPTH-1]; always @ (posedge clk) begin if (rw) #(DELAY) datao = mem[addr]; expression. Parameter can be modified in the module instance statement. mem[addr] = datai; else end → The order is important. endmodule module top; Default parameter UmemA (addA, datA, rw, clk); UmemB (addB, datB, rw, clk); UmemC (addC, datC, rw, clk); my_memory my_memory #(3,4) my_memory #(3,4,2) UmemC (addD, datD, rw, clk); my_memory #(,,3) endmodule Parameter overriding Copyright © 2014 by Ando Ki Design & verification memory (32)

