# **BFM-Based Verification Methods**

2013 - 2017 - 2018


Ando Ki, Ph.D. (adki@future-ds.com)


# Agenda


- What is BFM
- Usage of BFM
- Task-based BFM
- File-driven BFM
- Mative code-driven BFM


Copyright © 2013-2017-2018 by Ando Ki


Introduction to BFM (2)

















transaction.





# Task-based BFM example

- 'task' is a language construct of Verilog, which is a kind of sub-routine can contain time-controlling statements.
  - Note that 'function' is a similar with 'task', but it should execute in zeri simulation time.
- A relatively complex testing scenario can be build by combining tasks.
- BFM code should be re-written when testing scenario changes.



DUV: Design Under Verification SSRAM: Synchronous Static Random Access Memory

Copyright © 2013-2017-2018 by Ando Ki

Introduction to BFM (9)

AMBA AHB and SSRAM Timing Diagram HADDR HWRITE AHB controls X D2 X HREADY HRESP (OK2 ADSCb X A1 X ( A2 ) WRb OEb DQ CLK Copyright © 2013-2017-2018 by Ando Ki Introduction to BFM (10)

```
top.v
module top
   reg
           HRESETn;
                                                               ahb_ssram_if Uahb_ssram_if (
                                                                 .HRESETn (HRESETn),
   reg
           HCLK;
                                                                 .HCLK (HCLK ),
   wire
           SRAM_CLK;
   wire [31:0] SRAM_D;
wire [31:0] SRAM_D_O;
                                                               k7a163600a Usram (
   wire [31:0] SRAM_D_I;
                                                                  .CLK (SRAM_CLK ),
             SRAM_D_T;
                                                                  .A (SRAM_A[18:0]),
                                                                  ... ...
.DQ (SRAM_D ),
.DQP (SRAM_DP )
// _T controls tri-state buffer; drive when low and
// tristate when high
always #5 HCLK <= ~HCLK;
                                                               initial begin
 ahb_bfm #(0, 32'hFFF) Uahb_bfm (
                                                                  HCLK = 0;
                                                                 HRESETn = 0;
repeat (5) @ (posedge HCLK);
   .HRESETn(HRESETn),
   .HCLK (HCLK),
                                                                  HRESETn = 1;
                                                              endmodule
Copyright © 2013-2017-2018 by Ando Ki
                                                   Introduction to BFM (11)
```

```
bfm.v (1/2)
module ahb bfm (
parameter START_ADDR=0;
                                                                                         initial begin
parameter DEPTH_ADDR=32'h100;
                                                                                           HBUSREQ = 0;
                                                                                           HADDR = 0;
HPROT = 0;
HLOCK = 0;
parameter END_ADDR=START_ADDR+DEPTH_ADDR-1;
     input
                  HRESETn; wire
                                          HRESETn;
     input
                  HCLK: wire
                                        HCLK:
                   HBUSREQ; reg
                                            HBUSREQ;
                                                                                           HTRANS = 0;
     output
                  HGRANT; wire
                                          HGRANT;
                                                                                           HWRITE = 0;
     output [31:0] HADDR; reg [3:0] HADDR; output [3:0] HPROT; reg [3:0] HPROT; output HLOCK; reg HLOCK; output [1:0] HTRANS; reg [1:0] HTRANS;
                                                                                           HSIZE = 0;
HBURST = 0;
                                                                                           HWDATA = 0;
                                                                                           while (HRESETn===1'bx) @ (posedge HCLK);
     output HWRITE; reg HWRITE;
output [2:0] HSIZE; reg [2:0] HSIZE;
output [2:0] HBURST; reg [2:0] HBURST;
                                                                                           while (HRESETn===1'b1) @ (posedge HCLK);
while (HRESETn===1'b0) @ (posedge HCLK);
                                                                                           repeat (3) @ (posedge HCLK);
                                                                                           memory_test(START_ADDR, END_ADDR, 2);
memory_test(START_ADDR, END_ADDR, 2);
memory_test(START_ADDR, END_ADDR, 4);
     output [31:0] HWDATA; reg [31:0] HWDATA;
      input [31:0] HRDATA; wire [31:0] HRDATA;
     input [1:0] HRESP; wire [1:0] HRESP; input HREADY; wire HREADY
                                         HREADY:
                                                                                           repeat (5) @ (posedge HCLK);
                  IRQn; wire
FIQn; wire
     input
                                       IRQn;
                                                                                           $finish(2);
                                           Testing
                                           scenario
Copyright © 2013-2017-2018 by Ando Ki
                                                                      Introduction to BFM (12)
```

```
bfm.v (2/2)
 // Test scenario comes here.
 task memory_test;
     input [31:0] start; // start address
     input [31:0] finish; // end address
     input [2:0] size; \hspace{0.1cm} // data size: 1, 2, 4
     integer i. error:
    reg [31:0] data, gen, got;
     reg [31:0] reposit[START_ADDR:END_ADDR];
     begin
       error = 0:
       gen = $random(7);
       for (i=start; i<(finish-size+1); i=i+size) begin
          gen = $random&~32'b0;
          data = align(i, gen, size);
          ahb write(i, size, data);
          ahb_read(i, size, got);
          got = align(i, got, size);
  `include "ahb_tasks.v"
                                                                                     Testing scenario
                                                                                     in details
endmodule
Copyright © 2013-2017-2018 by Ando Ki
                                                            Introduction to BFM (13)
```

### ahb tasks.v: AHB read tasks task ahb read: input [31:0] address; @ (posedge HCLK); input [2:0] size; while (HREADY!==1'b1) @ (posedge HCLK); output [31:0] data; HADDR <= #1 32'b0; HPROT <= #1 4'b0000; // HPROT\_OPCODE begin HTRANS <= #1 2'b0; @ (posedge HCLK); HBUSREQ <= #1 1'b1; HBURST <= #1 3'b0; @ (posedge HCLK); HWRITE <= #1 1'b0; while ((HGRANT!==1'b1)||(HREADY!==1'b1)) @ (posedge HSIZE <= #1 3'b0; HCLK); @ (posedge HCLK); HBUSREQ <= #1 1'b0; while (HREADY===0) @ (posedge HCLK); HADDR <= #1 address; HPROT <= #1 4'b0001; // HPROT\_DATA data = HRDATA; // must be blocking if (HRESP!=2'b00) //if (HRESP!=`HRESP\_OKAY) \$display(\$time,, "ERROR: non OK response for read"); HTRANS <= #1 2'b10; // HTRANS\_NONSEQ; HBURST <= #1 3'b000; // HBURST\_SINGLE; @ (posedge HCLK); HWRITE <= #1 1'b0; // HWRITE\_READ; case (size) endtask 1: HSIZE <= #1 3'b000; // HSIZE\_BYTE; 2: HSIZE <= #1 3'b001; // HSIZE\_HWORD; 4: HSIZE <= #13'b010; // HSIZE\_WORD; default: \$display(\$time,, "ERROR: unsupported transfer size: %d-byte", size); endcase Copyright © 2013-2017-2018 by Ando Ki Introduction to BFM (14)

# ahb\_tasks.v: AHB write tasks


```
task ahb_write
    input [31:0] address;
                                                                                             @ (posedge HCLK);
                                                                                             while (HREADY!==1) @ (posedge HCLK); HADDR <=#1 32'b0;
    input [2:0] size;
    input [31:0] data;
                                                                                             HPROT <= #1 4'b0000; // HPROT_OPCODE
    begin
      @ (posedge HCLK);
HBUSREQ <= #1 1;
                                                                                             HTRANS <= #1 2'b0;
                                                                                             HBURST <= #1 3'b0;
       @ (posedge HCLK);
                                                                                             HWRITE <= #1 1'b0;
       while ((HGRANT!==1'b1)||(HREADY!==1'b1)) @ (posedge
                                                                                             HSIZE <= #1 3'b0;
HCLK):
                                                                                             HWDATA <= #1 data;
       HBUSREQ <= #1 1'b0;
                                                                                             @ (posedge HCLK);
      HBUSKEQ <= #1 | DU,

HADDR <= #1 address;


HPROT <= #1 4'b0001; // HPROT_DATA

HTRANS <= #1 2'b10; // HTRANS_NONSEQ;

HBURST <= #1 3'b000; // HBURST_SINGLE;
                                                                                             while (HREADY===0) @ (posedge HCLK);
if (HRESP!=2'b00) //if (HRESP!=`HRESP_OKAY)
                                                                                                 $display($time,, "ERROR: non OK response write");
                                                                                             HWDATA <= #1 0;
       HWRITE <= #1 1'b1; // HWRITE_WRITE;
                                                                                             @ (posedge HCLK);
       case (size)
                                                                                          end
      1: HSIZE <= #1 3'b000; // HSIZE_BYTE;
2: HSIZE <= #1 3'b001; // HSIZE_HWORD;
4: HSIZE <= #1 3'b010; // HSIZE_WORD;
                                                                                      endtask
default: $display($time,, "ERROR: unsupported transfer size: %d-byte", size);
       endcase
Copyright © 2013-2017-2018 by Ando Ki
                                                                      Introduction to BFM (15)
```



# Native Code-driven BFM example State Program to test This scheme needs more advanced techniques including VPI/PLI/DPI, IPC and so on. Testing program written in C Testing program written in C This scheme does not need modify BFM code even testing scenario changes. This scheme does not need modify BFM code even testing scenario changes. This scheme make it possible to develop active/dynamic-verification scenario. C program domain PLI: Programming Language Interface VPI: Verlog Programming Interface DPI: Direct Programming Interface Copyright © 2013-2017-2018 by Ando KI Introduction to BFM (17)



# Reference

☑기안도, 시스템 집적 반도체 설계검증 환경과 기법, 제4장 BFM을 이용한 설계 자산의 기능검증, 홍릉과학출판사, 2008.

Copyright © 2013-2017-2018 by Ando Ki

Introduction to BFM (19)