Verilog Tutorial

May 2014

Ando KI


Contents


- Design flow overview
- Hello world
 - GUI based
 - → Command based
- Module 1
 - → Declaration
 - → Instantiation
 - → Port
 - → Test-bench
- Adder example
 - → Example design
 - → Simulation
 - → Synthesis
 - → Gate-level simulation

Appendix: Run 'adder' with GUI

Copyright © 2014 by Ando Ki

Verilog tutorial (2)





Hello world

- Try a simple example to display text on the screen.
- **GUI** based
 - → Step 1: coding using text editor, e.g., vi or vim.
 - → Step 2: compilation
 - → Step 3: simulation
- Command based
 - → Step 1: coding using text editor, e.g., vi or vim.
 - → Step 2: compilation
 - → Step 3: simulation

Copyright © 2014 by Ando Ki

Verilog tutorial (5)

Hello world: coding

- Make a directory say 'ex_hello'
- Go to the directory
- Create a Verilog file 'hello.v'



module top;

initial \$display("Hello world!");

endmodule

'module' and 'endmodule' specifies a block.

Top-level module contains whole design, which does not have port.

Initial construct is executed at the start of simulation.


initial_construct ::= initial statement


Display task puts information on the terminal.


display_task ::= \$display (list_of_arguments);


Copyright © 2014 by Ando Ki


Verilog tutorial (6)





















Command based simulation specifies where compiled library vlib work locates. vlog hello.v u 'vlog' compiles Verilog code. vsim -c -do "run -all; quit" work.top 55 'vsim' simulate the design with a given You can use any script language such as MS-DOS, shell and so on. The vlib command creates a design library. vlib [options] < name> The vlog command compiles Verilog source code into a specified working library (or to the work library by default). vlog [options] <filename> The vsim command is used to invoke the VSIM simulator. vsim [-c] [-do "<command_string>"] library_name>.<design_unit> Copyright © 2014 by Ando Ki Verilog tutorial (15)



Contents

- Design flow overview
- # Hello world
 - GUI based
 - Command based

Module

- Declaration
- → Instantiation
- Port
- → Test-bench
- Adder example
 - → Example design
 - → Simulation
 - → Synthesis
 - → Gate-level simulation

Copyright © 2014 by Ando Ki

Verilog tutorial (17)

Module declaration

- Module is the basic design unit.
- Module must be declared. → prepare
- Module can be instantiated. \rightarrow use
- A module definition shall be enclosed between the keywords 'module' and 'endmodule'.



module module_name (list of ports);

// in, out, inout port declarations

// signal/wire/reg declarations

// data variable declarations


// sub-module instantiation and connection

// functional blocks: initial, always, function, task

endmodule

Copyright © 2014 by Ando Ki


Verilog tutorial (18)





```
module ModF ( input wire A
, input wire [7:0] B
, output wire [7:0] C);


// declarations
// description of 'f'
endmodule
```


```
module ModF (A, B, C);
input A;
inout [7:0] B;
output [7:0] C;
// declarations
// description of 'f'
endmodule
```




















Verilog tutorial (25)


Copyright © 2014 by Ando Ki


Picture has been adopted from Wikipedia (http://en.wikipedia.org/wiki/Half_adder).












Full adder (3/3) module full_adder(sum,cout,in1,in2,cin,clk,resetb); output sum, cout; Verilog data types: net and variable input in1, in2, cin; >net: wire input clk, resetb; >variable: reg, integer, real ... wire sum, cout; This always block runs when the reg rin1, rin2, rcin; following condition occurs. wire s1, c1; wire s2, c2; positive edge of 'clk' always @ (posedge clk or negedge resetb) begin negative edge of 'resetb' if (resetb==1'b0) begin rin1 <= 1'b0; rin2 <= 1'b0; rcin <= 1'b0; Procedural assignment places values to variables within always, initial and end else begin rin1 <= in1; rin2 <= in2; rcin <= cin; end ==: equality check operator end <=: non-blocking assignment operator $\begin{array}{lll} half_adder_gate \ ha1 \ (.S(s1), .C(c1), .A(rin1), .B(rin2)); \\ half_adder_rtl & ha2 \ (.S(s2), .C(c2), .A(s1), .B(rcin)); \end{array}$ Sub-module instantiation with named port connection; refer to positional pot connection. assign sum = s2: assign cout = c1|c2; Continuous assignment places values to nets whenever the value of the endmodule right-hand side changes. : bit-wize OR operator Copyright © 2014 by Ando Ki Verilog tutorial (31)

Half adder structural model (gate level)




```
module half_adder_gate (S, C, A, B);
output S, C;
input A, B;
and UAND (C, A, B);
xor UXOR (S, A, B);
endmodule
```

Structural model: instantiation of primitives and modules.

Copyright © 2014 by Ando Ki

Verilog tutorial (32)

Half adder data-flow model (RTL)



```
module half_adder_rtl (S, C, A, B);
output S, C;
input A, B;
wire S, C;
assign C = A & B;
assign S = A ^ B;
endmodule
```

Data-flow model: continuous assignments.

Copyright © 2014 by Ando Ki


Verilog tutorial (33)


Test-bench: stimulus


```
module stimulus(out1,out2,out3,clk,resetb);
     output out1,out2,out3;
     input clk,resetb;
                                                                                                  Initial construct is executed at the start of
     reg out1,out2,out3;
     initial begin-
                                                                                                  <=: non-blocking assignment operator
          out1 <=0; out2 <=0; out3 <=0;
                                                                                                  'wait': It blocks until the condition becomes
         wait (resetb==1'b0);
wait (resetb==1'b1);
          @ (posedge clk);
                                                                                                   @' waits until the specified event occurs.
         out1=1; out2=0; out3=0; @ (posedge clk);
out1=0; out2=1; out3=0; @ (posedge clk);
out1=1; out2=1; out3=0; @ (posedge clk);
out1=0; out2=0; out3=1; @ (posedge clk);
out1=1; out2=0; out3=1; @ (posedge clk);
out1=0; out2=1; out3=1; @ (posedge clk);
out1=1; out2=1; out3=1; @ (posedge clk);
                                                                                                 =: blocking assignment operator
          repeat (3) @ (posedge clk);
                                                                                                  'repeat': Executes a statement a fixed number of times.
          $finish;
                                                                                                  The finish system task simply makes the simulator exit and pass control back to the host computer operating system.
     end
  endmodule
Copyright © 2014 by Ando Ki
                                                                           Verilog tutorial (34)
```


```
Test-bench: checker
 module checker(in1,in2,cin,sum,cout,sumr,coutr,clk,resetb);
   input in1,in2,cin,sum,cout,sumr,coutr,clk,resetb;
   always @ (clk) begin
     if ({cout,sum}=={coutr,sumr})
           $display($time,,"correct");
      else $display($time,,"error result=%b expect=%b", {cout, sum}, {coutr,sumr});
   end
 endmodule
                                                Display task puts information on the terminal.
                                                  display_task ::= $display (list_of_arguments);
                                                    Time system function returns an integer that
                                                    is a 64-bit time, scaled to the timescale unit of
                                                    the module that invoked it.
                                                      time_function ::= $time ;
Copyright © 2014 by Ando Ki
                                             Verilog tutorial (35)
```


Test-bench: full_adder_ref module full_adder_ref(sum,cout,in1,in2,cin,clk,resetb); output sum, cout; input in1, in2, cin; input clk, resetb; wire sum, cout; reg rin1, rin2, rcin; wire s1, c1; wire s2, c2, always @ (posedge clk or negedge resetb) begin if (resetb==1'b0) begin rin1 <= 1'b0; rin2 <= 1'b0; rcin <= 1'b0; end else begin 'assign': Continuous assignment places rin1 <= in1; rin2 <= in2; values to nets whenever the value of the right-hand side changes. rcin <= cin; end Concatenation operator ({, }) combines two end or more in order to form wider bits. assign {cout, sum} = rin1+rin2+rcin; endmodule Copyright © 2014 by Ando Ki Verilog tutorial (36)


























References

- ModelSim Tutorial, Mentor Graphics.
- ModeSim Reference Manual, Mentor Graphics.
- ModelSim User's Manual, Mentor Graphics.
- ModelSim Command Reference, Mentor Graphics.

Copyright © 2014 by Ando Ki


Verilog tutorial (47)


Appendix: Simulation with ModelSim GUI


- Invoking ModelSim form start menu
- Create new project
- Add design files
- Compile
- Wave setting
- Simulation
- Invoking ModeSim project
 ■


Copyright © 2014 by Ando Ki


Verilog tutorial (48)





































































Appendix: Synthesis with ISE GUI Copyright © 2014 by Ando Ki Verling tutorial (73)



■ New Project Wizard			
	Create New P Specify pro	roject ject location and type.	
	Enter a name	, locations, and comment for the project	
	Name:	adder	
	Location: Description:	raineKoica_20090605\ 01_module_verilog\ codes\ verilog\ tutorial\ adder\ syn.gui\ adder	
Sele	Select the type	pe of top-level source for the project	
	Top-level sou		
	HDL	<u> </u>	
	More Info	Next > Cancel	

