# Verilog

- Gate and Switch Level Modeling -

May 2014

Ando KI

### **Contents**

- Prerequisites
  - ◆ Levels of abstraction
  - ◆ Levels of modeling
- Built-in gates and switches
- Variable input/output logic gates
- Buffers and tri-state buffers
- MOS switches
- Bidirectional pass switch
- 2 Pullup and pulldown
- Gate delay
- Examples

- **UDP** 
  - ◆ Form of UDP
  - ◆ UDP table
  - ◆ Combinational UDP example
  - ◆ Sequential UDP example

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (2)


### Levels of abstraction

#### Structural levels


- Switch level
  - Referring to the ability to describe the circuit as a netlist of transistor switches.
- Gate level
  - Referring to the ability to describe the circuit as a netlist of primitive logic gates and functions.

#### Functional levels

- ◆ Register transfer level
  - Referring to the ability to describe the circuit as data assignment.
- Behavioral level
  - Referring to the ability to describe the behavior of circuit using abstract constructs such as loops and processes.







Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (3)

# Levels of modeling

#### Analog-transistor level

- Uses an electronic model of circuit elements such as resistor, capacitor, and inductor.
- Allows analog values of voltages or <u>currents</u> to represent logic values on the interconnections.

#### Switch level

 Describes the interconnection of transmission gates which are abstractions of individual MOS and CMOS transistors.

#### Logic level

- Describes a digital circuit in terms of primitive logic functions such as AND, OR, NAND, and NOR.
- ◆ Allows for the nets interconnecting the logic functions to carry 0, 1, x, and z.

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (4)

# Built-in gates and switches

n_input gates	n_output gates	three-state gates	pull gates	MOS switches	bidirectional switches
and	buf	bufif0	pulldown	cmos	rtran
nand	not	bufif1	pullup	nmos	rtranif0
nor		notif0		pmos	rtranif1
or		notif1		remos	tran
xnor				rnmos	tranif0
xor				rpmos	tranif1


Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (5)

# Variable input/output logic gates

- The gates (and, nand, nor, or, xor, xnor) shall have one output and one or more inputs.
  - → The first terminal shall be output.

and Uand (out, in1, in2); or Uor (out, in1, in2, in3);



and	0	1	x	z		or	0	1	x	z		xor	0	1	x	z
0	0	0	0	0		0	0	1	х	х		0	0	1	х	Х
1	0	1	Х	х		1	1	1	1	1		1	1	0	х	Х
х	0	Х	Х	х		х	х	1	х	х		х	х	х	х	х
z	0	х	х	х		z	х	1	х	х		z	х	Х	Х	Х
nand	0	1	Ι.	Т	1	nor					ır					
		١,	X	z	L	пог	0	1	х	z	Ш	xnor	0	1	X	Z
0	1	1	1	1		0	1	0	x	x		xnor 0	1	0	x	x
0	1	1 0	⊢	H						_				Ė		
	1	1	1	1		0	1	0	х	х		0	1	0	х	Х

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (6)

## **Buffers**

- Multiple output logic gates
  - buf: simply bypass
  - not: inverter

buf Ubuf (out1, in); buf Ubuf (out1, out2, in);



buf						
input	output					
0	0					
1	1					
x	x					
z	x					

not					
input	output				
0	1				
1	0				
x	x				
z	x				

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (7)

### Tri-state buffers

- Tri-state buffer gates
  - bufif0: buffer with active low control
  - bufif1: buffer with active high control
  - notif1: inverter buffer with active high control
  - notif0: inverter buffer with active low control

bufif1 Ubf1 (out, in, control);





bufif0		CONTROL							
Dumo		0	1	x	z				
D	0	0	Z	L	L				
A	1	1	Z	Н	Н				
T	х	х	z	х	х				
A	z	x	z	x	х				


A	z	х	z	x	х				
notif0	CONTROL								
notino		0	1	x	z				
D	0	1	z	Н	Н				
A	1	0	z	L	L				
T	х	х	z	х	х				
A	z	х	z	х	х				


bufif1	CONTROL							
Dumi		0	1	x	z			
D	0	z	0	L	L			
A	1	z	1	Н	Н			
T	х	z	х	х	х			
A	z	z	х	х	х			

notif1	CONTROL						
посит		0	1	x	z		
D	0	z	1	Н	Н		
A	1	z	0	L	L		
T	х	z	х	х	х		
A	z	z	х	х	х		

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (8)





## Pullup and pulldown sources

- A pullup source shall place a logic value 1 on the nets connected in its terminal list
- A pulldown source shall place a logic value 0 on the nets connected in its terminal list.

pullup Up1 (net1); pulldonw Ud1 (net2);





Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (11)

# Gate delay

- The gate delay specification can be zero, one, two, or three delays.
  - If there is no delay specification, there shall be no propagation delay through the gate.
    - a 'and Uand(out, in1, in2);'
  - If there is one delay specification, it shall apply to both the rise and fall delay.
    - a 'and #(3) Uand(out, in1, in2);'
  - If there are two delays, the first specifies rise delay and the second specifies fall delay.
    - a 'and #(3, 5) Uand(out, in1, in2);'
  - If there are three delays, the last one is for turn-off delay.
    - Logic gates do not have the third delay.
    - Buffer gates can have this.

- #(1st delay[, 2nd delay[, 3rd delay]])
  - → The first delay: rise delay
  - → The second delay: fall delay
  - → The third delay: turn-off delay
    - The transition to the high-impedances value.
- Each delay can be min:typ:max values
  - → 'and #(1:2:3,2:1:3) U(y, x, z);'

0 or X or Z


Rise time


1 or X or Z


0
Fall time


Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (12)




















#### **UDP**

- User-defined primitive
  - ◆ Independent module
  - → The same level as module definition
    - It can be appear anywhere in the source, either before or after it is instantiated inside a module.
    - It shall not be appear in module definition, i.e., between 'module' and 'endmodule'.
  - Instances of new UDP's can be used in exactly the same manner as the gate primitives.
  - → Each UDP has exactly one output.
  - → Value of UDP output can be 0, 1, or X.
    - Z is not supported.
    - a Z in input will be X in the UDP.

- Types of UDP
  - Combinational UDP
    - Uses the value of its inputs to determine the next value of its output.
  - Sequential UDP
    - Uses the value of its inputs and the current value of its output to determine the value of its output.

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (21)

### Form of UDP


- **UDP** has exactly one output port.
  - The output port must come first in the comma-separated list of ports.
- UDP has none or multiple input ports.
- Bidirectional port is not permitted.
- All port shall be scalar.
  - ♦ Vector ports are not permitted.


- Combinational UDP
  - Cannot has 'reg'.
- Sequential UDP
  - Can have 'reg' declaration for the output port.
  - Can have 'initial' block.
    - It specifies the value of the output port when simulation begins.


```
primitive name_of_UDP (oport [, iport1 [, iport2 [, ...]]]);
output oport; [reg oport]
[input iport1; [input iport2; [input iport3; [...]]]
[initial oport = initial_value;]
table
...
endtable
endprimitive
```


Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (22)











# Reading

■ IEEE Std. 1364-2001, IEEE Standard Verilog Hardware Description Language. (Chapter 7. Gate and Switch Level Modeling; Chapter 8. User Defined Primitives)

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (28)