

Design and Verification of AXI DMA

2015 - 2020

Ando Ki, Ph.D. (adki@future-ds.com)





Name	Address		description
	offset	Bit#	
NAME0	+000h	RO	DMA
NAME1	+004h	RO	AXI
NAME2	+008h	RO	
NAME3	+00Ch	RO	
COMP0	+010h	RO	DYNA
COMP1	+014h	RO	LITH
COMP2	+018h	RO	
COMP3	+01Ch	RO	
VERSION	+020h	RO	Version (0x2015_0712)
RESERVED +024h +028h +02Ch	+024h		Reserved
	+028h		Reserved
	+02Ch		Reserved

DMA CSR (2/3)

Name	Address offset			description
			Bit#	
CONTROL	+030h		RW	CONTROL register (default: 0x0000_0000)
			31	EN: enable
			30:2	Reserved
			1	IP: 1 when interrupt is pending
			0	IE: interrupt is enabled when 1
	+038h			Reserved
			31:0	
NUM	+040h			NUM register (default: 0x0001_0000)
			31	GO: start DMA when 1 and return 0 when completed
			30	BUSY (read-only)
			29	DONE (read-only)
			28:24	Reserved
			23:16	CHUNK: num of bytes for a chunk - It should be a multiple of data-bus width Data-bus width is used when it is 0.
			15:0	BYTES : num of bytes to move


Copyright © 2015-2017-2018 by Ando Ki AXI DMA (5)

DMA CSR (3/3)

Name	Address		description
	offset	Bit#	
SOURCE	+044h		SRC register (default: 0x0000_0000)
		31:0	source address
DESTINATION	+048h		DST register (default: 0x0000_0000)
	•	31:0	destination address

Copyright © 2015-2017-2018 by Ando Ki AXI DMA (6)

```
dma_axi_simple.v
  `include "dma_axi_simple_defines.v"
`include "dma_axi_simple_csr_axi.v"
`include "dma_axi_simple_core.v"
                                                                                                   assign CSYSACK = CSYSREQ;
assign CACTIVE = 1'b1;
                                                                                                   timescale 1ns/1ns
 module dma_axi_simple
#(parameter AXI_MST_ID =1
,AXI_WIDTH_CID=4
,AXI_WIDTH_ID =4
,AXI_WIDTH_ID =32
,AXI_WIDTH_DA =32
,AXI_WIDTH_DA =32
,AXI_WIDTH_DB=(AXI_WIDTH_DA/8)
,AXI_WIDTH_DSB=Clogb2(AXI_WIDTH_DS)
,AXI_WIDTH_DSB=Clogb2(AXI_WIDTH_DS)
,AXI_WIDTH_SID=AXI_WIDTH_CID+AXI_WIDTH_ID
                                                                                                 ARESETn
ACLK
       input wire input wire
     //-----
// DMA AXI Master Port
`AMBA_AXI_MASTER_PORT(wire)
                                                                                                  // AXI Slave Port for CSR
`AMBA_AXI_SLAVE_PORT(wire)
                                       CSYSREQ
CSYSACK
CACTIVE
       input wire
output wire
output wire
                                         IRQ
      , output wire
Copyright © 2015-2017-2018 by Ando Ki
                                                                                        AXI DMA (7)
```



```
Macros to handle complex ports
   // see 'dma axi simple defines.v
    `define AMBA_AXI_MASTER_PORT_AW(Otype)\
, output Otype [AXI_WIDTH_ID-1:0] M_AWID\
, output Otype [AXI_WIDTH_AD-1:0] M_AWADDR\
ifdef AMBA_AXI4\
, output Otype [7:0] M_AWLEN\
, output Otype M_AWLCK\
                                                                                                                                                                                                                                                                                                                   `define AMBA_AXI_SLAVE_PORT_AW(Otype)\
, input wire [AXI_WIDTH_SID-1:0] S_AWID\
, input wire [AXI_WIDTH_AD-1:0] S_AWADDR\
ifdef AMBA_AXI4\
, input wire [7:0] S_AWLEN\
, input wire S_AWLOCK\
                                                                                                                                 M_AWVALID\
M_AWREADY\
                                                                                                                                                                                                                                                                                                                                                                                                                                               S_AWVALID\
S_AWREADY\
                       output Otype
                                                                                                                                                                                                                                                                                                                                  input wire
      output Otype | M_AWREADY\ iffdef AMBA_AXI4\ output Otype [ 3:0] | M_AWQOS\ endif define AMBA_AXI_MASTER_PORT_W(Otype)\
                                                                                                                                                                                                                                                                                                                   , input wire output Otype outpu
       `define AMBA_AXI_MASTER_PORT_B(Otype)\
                                                                                                                                                                                                                                                                                                                      define AMBA_AXI_SLAVE_PORT_B(Otype)\
        define AMBA_AXI_MASTER_PORT_AR(Otype)\
                                                                                                                                                                                                                                                                                                                      define AMBA_AXI_SLAVE_PORT_AR(Otype)\
       `define AMBA_AXI_MASTER_PORT_R(Otype)\
                                                                                                                                                                                                                                                                                                                      define AMBA_AXI_SLAVE_PORT_R(Otype)\
      `define AMBA_AXI_MASTER_PORT(Otype)\
output Otype [AXI_WIDTH_CID-1:0] M_MID\
AMBA_AXI_MASTER_PORT_AW(Otype)\
`AMBA_AXI_MASTER_PORT_B(Otype)\
`AMBA_AXI_MASTER_PORT_B(Otype)\
`AMBA_AXI_MASTER_PORT_AR(Otype)\
`AMBA_AXI_MASTER_PORT_R(Otype)\
`AMBA_AXI_MASTER_PORT_R(Otype)\
`AMBA_AXI_MASTER_PORT_R(Otype)\
                                                                                                                                                                                                                                                                                                                   `define AMBA_AXI_SLAVE_PORT(Otype)\
`AMBA_AXI_SLAVE_PORT_AW(Otype)\
`AMBA_AXI_SLAVE_PORT_W(Otype)\
`AMBA_AXI_SLAVE_PORT_B(Otype)\
`AMBA_AXI_SLAVE_PORT_AR(Otype)\
`AMBA_AXI_SLAVE_PORT_R(Otype)\
`AMBA_AXI_SLAVE_PORT_R(Otype)\
Copyright © 2015-2017-2018 by Ando Ki
                                                                                                                                                                                                                                                                                     AXI DMA (9)
```

