## **Block RAM**

2013 - 2014 - 2020

Ando Ki, Ph.D. (adki@future-ds.com)

## Agenda

- On-Chip and On-board Memories
- Memories for FPGA
- Distributed RAM: Xilinx FPGA LUT as a memory
- Distributed RAM using LUT
- BRAM for Xilinx Spartan-3
- Block RAM Waveforms
- Vivado IP manager
- Bram interface types
- Generated files
- Example: memory using BRAM
- How to fill contents
- Xilinx BRAM coefficient file
- Example: memory with initial value
- Projects
- References

Copyright © 2020 by Ando Ki

BRAM (2)

## On-Chip and On-board Memories

- On-board memories (off-chip memories)
  - → Volatile memory
  - → Non-volatile memory
  - Static memory
  - → Dynamic memory
  - Synchronous memory
  - Asynchronous memory
  - → SDR (single data rate) memory
  - → DDR (double data rate) memory
  - DDR2, DDR3

- On-chip memories
  - → RAM
  - → ROM
  - → OTP (One-Time Programmable)

Copyright © 2020 by Ando Ki

BRAM (3)


## Memories for FPGA


- FPGA normally has two types of memory elements.
  - <u>Distributed RAM</u> takes the form of flipflops that are created within the generalpurpose logic fabric of the chip.
    - This is good for storing small amounts of data, making registers, shift registers, etc. Block RAM is dedicated, configurable memory with address, data, and control ports.
  - → BRAM (Block RAM)

- Good things of BRAM
  - Fast,
  - Contents can be initialized at mapping time
- Bad things of BRAM
  - → Small of size

Copyright © 2020 by Ando Ki

BRAM (4)







## BRAM for Xilinx Spartan-3 ■ Xilinx Spartan-3 has multiple block RAM memories, organized in columns. ■ Each block RAM contains 18,432 bits (18kbit) of fast static RAM, 16K bits of which is allocated to data storage (i.e., 2K byte) and, in some memory configurations, an additional 2K bits allocated to parity. ■ BRAM can be instantiated using the appropriate "RAMB16" module from the Xilinx design library: RAM16\_S9 ■ XC3\$1000: 24 BRAMs (432Kbits) ■ XC3\$2000: 40 BRAMs (720Kbits = 40x18Kbit) ■ XC3\$2000: 40 BRAMs (720Kbits = 40x18Kbit) ■ XC3\$2000: 104 BRAMs (1,827Kbits) ■ XC3\$2000 XC3\$2


BRAM (7)


Copyright © 2020 by Ando Ki





# BRAM for Xilinx Spartan-3 © Cascade multiple BRAMs to create deeper and wider memory organizations © A single BRAM can be used different ways as follows. Figure 4: Data Organization and Mapping Between Modes Copyright © 2020 by Ando Ki BRAM (9)

































### Xilinx BRAM coefficient file Example of Single Port Block Memory .COE file \*\*\*\*\*\*\*\*\* \*\*\*\*\*\* Example of Dual Port Block Memory .COE file \*\*\*\* ; Sample memory initialization file for Dual Port Block Memory, Sample memory initialization file for Single Port Block Memory, v3.0 or later. ; This .COE file specifies the contents for a block memory This .COE file specifies initialization values for a block ; of depth=16, and width=4. In this case, values are specified ; memory of depth=16, and width=8. In this case, values are ; specified in hexadecimal format. in hexadecimal format memory\_initialization\_radix=2; memory\_initialization\_radix=16; memory\_initialization\_vector= memory\_initialization\_vector= 1111, 1111, f0, 11, 1111, 1111, 0000 00, 01, 0101, 0011, aa, bb, cc, dd, 0000 1111, 1111, ef, 1111, 1111, ee ff, 00, 1111; Copyright © 2020 by Ando Ki BRAM (21)









## Create BRAM Stillinx CORE Generator Copyright © 2020 by Ando Ki BRAM (26)

