


## **Introduction to DMA**

2016 - 2019 - 2020

Ando Ki, Ph.D. (adki@future-ds.com)







## Features DMAC needs to support

- Registers to hold DMA information
  - → source address
  - destination address
  - → length of block to move
  - and other
- Motification of completion
  - → flag setting for poling and/or
  - → interrupt
- Burst transfer in order to get a better performance
- Minimize interference to the system operation
- Do not occupy system resource for a long time
  - → Burst-based arbitration
    - do not hold system bus for a whole DMA operation

- Multiple DMA with reasonable scheduling
  - → Multi-channel DMA
- Load balance among DMA channels
  - Fairness among DMA channels, e.g., chunk based round-robin
    - o chunk is a series of bursts
- Scatter-gather operation
  - source/destination may not be continuous space
    - Due to virtual address paging mechanism

Copyright © 2016-2019 by Ando Ki

DMA(5)

## SR Packet Status Register DMACR DMAC

