# Verilog RTL Coding Guideline

June 2009

Ando KI

### **Contents**

- Purposes of coding guidelines
- Principles of coding guidelines
- - → Basic coding practices
  - → Coding for portability
  - → Guidelines for clocks and resets
  - → Coding for synthesis
  - → Partitioning for synthesis

Copyright © 2014 by Ando Ki

Verilog coding guideline (2)

### Purposes of coding guidelines

- HDL code should be
  - → readable,
  - → modifiable, and
  - → reusable.
- **25** As a result, the HDL code is optimal result in synthesis and simulation.

Copyright © 2014 by Ando Ki

Verilog coding guideline (3)

### Principles of coding guidelines

- To develop RTL code that is simple and regular.
  - Simple and regular structures are easier to design, code, verify, and synthesis than more complex designs.
- General recommendations
  - → Use simple construct, basic types, and simple clock schemes.
  - Use a <u>consistent</u> coding style, consistent naming conventions, and a consistent structure for processes and state machines.
  - Use a <u>regular</u> partitioning scheme, with all module outputs registered and with modules roughly of the same size.
  - Make the RTL code <u>easy</u> to understand, by using comments, meaningful names and constants or parameters instead of hard-coded numbers.

Copyright © 2014 by Ando Ki

Verilog coding guideline (4)

# Categories of coding guidelines

- Basic coding practices
- Coding for portability
- Guidelines for clocks and resets
- Coding for synthesis
- Partitioning for synthesis

Copyright © 2014 by Ando Ki

Verilog coding guideline (5)

# Basic coding practices

- Addressing basic coding practices, focusing on lexical conventions and basic RTL constructs.
- General naming conventions
- Including headers in source files
- Use comments
- Keep commands on separate lines
- Ine length
- Indentation
- Do not use HDL reserved words
- Port ordering
- Port maps and generic maps
- Use functions

Copyright © 2014 by Ando Ki

Verilog coding guideline (6)

# General naming conventions (1/2)

Rule: develop a naming convention for the design, which must be documented and used consistently throughout the design.

### Guidelines

- Use lowercase letters for all signal names, variable names, and port names.
- Use uppercase letters for names of constants and user-defined types.
- Use meaningful names for signals, ports, functions, and parameters.
- Use short name, but descriptive names for parameters.
- → Use 'clk' as the prefix for all clock signals.
- → Use '\_n' (or '\_b') as the postfix for all active all signals.
- Use 'rst' for reset signals. If it is active low, then use 'rst\_n'.
- Use a consistent ordering of bits for multi-bit buses.
- Use the same name or similar names for ports and signals that are connected.

Copyright © 2014 by Ando Ki

Verilog coding guideline (7)

# General naming conventions (2/2)

### Signal name conventions

convention	Use
*_b	Active low signal (rst_b)
*_r	Output of a register (count_r)
*_a	Asynchronous signal (addr_strobe_a)
*_pn	Signal used in the nth phase (enable_p2)
*_nxt	Data before being registered into a register with the same name
*_Z	Trisate internal signal
clk*	Use 'clk' as a prefix for clock signals
rst*	Use 'rst' as a prefix for reset signals

Copyright © 2014 by Ando Ki

Verilog coding guideline (8)

### Include headers in source files

- Rule: include a header file at the top of every source file, including scripts.
- Syntax of header
  - → Filename
  - Author
  - Description of functions
  - → List of key features
  - → Date the file was created
  - Modification history including date, name of modifier, and description of the change

Copyright © 2014 by Ando Ki

Verilog coding guideline (9)

endmodule

### Use comments

- Rule: use comments appropriately to explain all processes, functions, and declarations of types and subtypes.
- Guidelines
  - Use comments to explain ports, signals, and variables, or groups of signals or variables.
  - Comments should be brief, concise, and explanatory.
  - Comments should be placed logically, near the code that they describe.

Copyright © 2014 by Ando Ki

Verilog coding guideline (10)

# Keep commands on separate lines

- Rule: use a separate line for each HDL statement.
  - In order to be more readable and maintainable.

Copyright © 2014 by Ando Ki

Verilog coding guideline (11)

# Line length

■ Rule: keep the line length to 72 character or less.

Copyright © 2014 by Ando Ki

Verilog coding guideline (12)

### Indentation

- Rule: use indentation to improve the readability of continued code lines and nested loops.
- Guideline
  - → Use indentation of 2 spaces.
    - Large indentation restricts line length when there are several levels of nesting.
  - Avoid using tabs.
    - Differences in editors and user setups make the positioning of tabs unpredictable and can corrupt the intended indentation.

Copyright © 2014 by Ando Ki

Verilog coding guideline (13)

### Do not use HDL reserved words

- Rule: do not use HDL (Verilog and VHDL) reserved words for names of any elements in RTL source files.
  - Macro designs must be translatable from Verilog to VHDL and vice verse.

Copyright © 2014 by Ando Ki

Verilog coding guideline (14)

# Port ordering

- Rule: declare ports in a logical order, and keep this order consistent throughout the design.
- Guideline
  - Declare one port per line, with a comment following it.
  - → Declare the ports in the following order.
    - inputs
      - Clocks, resets, enables, controls, data and address
    - Outputs
      - □ Clocks, resets, enables, controls, data

Copyright © 2014 by Ando Ki

Verilog coding guideline (15)

# Port maps and generic maps

- Guideline: always use explicit mapping for ports and generics, using named association rather than positional association.
- Guideline
  - Leave a blank line between the input and output ports to improve readability.

Copyright © 2014 by Ando Ki

Verilog coding guideline (16)

### Use functions

- Guideline
  - Use functions when possible, instead of repeating the same sections of code.

```
//-----
function [`WIDTH-1:0] conv_addr;
input [`WIDTH-1:0] input_addr;
input offset;
begin
...
end
endfunction
```

Copyright © 2014 by Ando Ki

Verilog coding guideline (17)

# Coding for portability

- Create code that is technologyindependent, compatible with various simulation tools, and easily translatable from Verilog to VHDL (or from VHDL to Verilog).
- Do not use hard-coded numeric values
- Include files
- Avoid embedding dc\_shell scripts
- Use technology-independent libraries

Copyright © 2014 by Ando Ki

Verilog coding guideline (18)

# 

### Include files

### Guideline

 Keep the `define statements for a design in a single separate file and name the file DesignName\_params.v.

Copyright © 2014 by Ando Ki

Verilog coding guideline ( 20 )

### Avoid embedding dc\_shell scripts

### Guideline

Avoid using dc\_shell script in the source code in order to portability reason.

Copyright © 2014 by Ando Ki

Verilog coding guideline (21)

### Use technology-independent libraries

### Guideline

- Use the DesignWare Foundation Library to maintain technology independence.
- Avoid instantiating gates in the design
  - Gate-level design is hard to read, and thus difficult to maintain and reuse.
  - Technology-specific gates make the design non-portable.
- Use GTECH library, if gate must be used.
  - GTECH library (Synopsys generic technology library – one of technologyindependent library) contains technology independent logical components
    - AND, OR, NOR, flip-flops, ..

- DesignWare Foundation Library includes the followings
  - Adders, multipliers, comparators, incrementers, and decrementers.
  - Sine, cos, modulus, divide, square root, arithmetic and barrel shifters.
- DesignWare library provides improved timing performance over the equivalent internal Design Compiler architectures.
- DesignWare library components are all high-performance designs that are portable across processes.

Copyright © 2014 by Ando Ki

Verilog coding guideline (22)

### Guidelines for clocks and resets


- A simple clocking structure is easier to understand, analyze, and maintain.
- In addition to this, a simple clocking structure helps to produce better synthesis results.
- Market Avoid mixed clock edges
- Avoid clock buffers
- Avoid gated clocks
- Mark Avoid internally generated clocks
- Gated clocks and low power designs
- Avoid internally generated resets

Copyright © 2014 by Ando Ki

Verilog coding guideline (23)

# Ideal clocking structure

- The preferred clocking structure is
  - → A single global clock, and
  - Positive edge-triggered flops as the only sequential devices.




Copyright © 2014 by Ando Ki

Verilog coding guideline (24)

### Avoid mixed clock edges (1/2)

- Guideline
  - Avoid using both positive-edge and negative-edge triggered flip-flops.



Bad example: mixed clock edges


- Mixed clock edges can be used for very aggressive timing goals, such as DDR (double data rate).
- The cares must be taken.
  - The duty cycle is critical, since it is a critical issue in timing analysis in addition to frequency.
  - Scan-based testing requires separate handing of positive and negative triggered flops.

Copyright © 2014 by Ando Ki

Verilog coding guideline (25)

### Avoid mixed clock edges (1/2)

- Rule: be sure to model the worst case duty cycle of the clock accurately in synthesis and timing analysis, if both edges are necessary.
  - → 50% duty cycle is optimistic
    - Giving signals half the clock cycle to propagate from one register to the next.
- Rule: be sure to document the assumed duty cycle
- Guideline
  - It may be useful to separate positive & negative edge flip-flops into different modules.



D Q FF2 FF2 Clk Better example: separated modules

Copyright © 2014 by Ando Ki

Verilog coding guideline (26)

### Avoid clock buffers

### Guideline

- Avoid hand instantiating clock buffers in RTL code.
  - Clock buffers are morally inserted after synthesis as port of the physical design.
  - In synthesizable RTL code, clock nets are normally considered ideal nets, with no delays.
  - During place and route, the clock tree insertion tool inserts the appropriate structure for creating as close to an ideal, balanced clock distribution network as possible.

Copyright © 2014 by Ando Ki


Verilog coding guideline (27)

### Avoid gated clocks Improper timing of a gate clock can Guideline cause Avoid coding gated clocks in RTL, since clock gating circuits tend to be technology → A false clock or glitch, specific and timing dependent. → Set-up and hold time violation. data DQ reg\_out Clock gating reg\_out enable clock Clock enabling data DQ reg\_out What will happen if this gate has long delay. enable Clock enabling Copyright © 2014 by Ando Ki Verilog coding guideline (28)

### Avoid internally generated clocks

### Guideline

- → Avoid using internally generated clocks.
- It cause limited testability since logic driven by the internally generated clock cannot be made part of a scan chain.




Copyright © 2014 by Ando Ki

Verilog coding guideline (29)

# Gated clocks and low power designs

### Guideline

- Keep the clock and/or reset generation circuitry (for a gate clock, an internally generated clock or reset) as a separate module at the top level.
- Partition the design so that all the logic in a single module uses a single clock and a single reset.
- A gated clock should never occur within a macro.
- Isolating clock and reset generation logic in a separate module enables to use the standard timing analysis and scan insertion techniques.



Copyright © 2014 by Ando Ki

Verilog coding guideline (30)

### Avoid internally generated resets

### Guideline

- Avoid internally generated, conditional reset if possible.
  - Generally, all the registers in the macro should be reset at the same time.
- If a conditional reset is required, create a separate signal for the reset signal, and isolate the conditional reset logic in a separate module.

```
module poor_style (clk, rst, a, b);
input clk;
   input rst;
   input a, b;
  input a, b,
reg [7:0] my_reg;
always @ (posedge clk or rst or a or b) begin
if ((rst or a or b) == 1) my_reg = 8'b0;
           else begin
          end
  end
endmodule
module better_style (rst_out, rst_in, a, b);
  output rest_out;
input rst_in;
  input a, b;
  wire rst_out = rst_in | a | b;
wire rst_out = rsi_ini i a i b,
endmodule
module better_style (clk, rst);
input clk, rst;
reg [7:0] my_reg;
always @ (posedge clk or rst) begin
if (rst == 1) my_reg = 8'b0;
also begin
          else begin
          end
endmodule
```

Copyright © 2014 by Ando Ki

Verilog coding guideline (31)

### Coding for synthesis

- In order to create code that achieves the best compile times and synthesis results.
  - → Testability
  - → Performance
  - Simplification of static timing analysis
  - Gate-level circuit behavior that matches that of the original RTL code
- Infer registers
- Avoid latches
- Mark Avoid combinational feedback
- Specify complete sensitivity lists
- Blocking and non-blocking assignments
- Case statements v.s. if-then-else statements
- Coding state machines

Copyright © 2014 by Ando Ki

Verilog coding guideline (32)

### Infer registers

### Guideline


- Registers (flip-flops) are the preferred mechanism for sequential logic.
- Use designer's reset signal to initialize registered signals.
  - Do not use initial statement to initialize the signal, since it is not synthesizable construct.
    - These can cause mismatches between presynthesis and port-synthesis simulation.


```
// process with asynchronous reset
always @ (posedge clk or negedge rst_n)
begin : INFER_REG_PROC
    if (rst_n == 1'b0) begin
        ... reset behavior
    end else begin
        ... normal behavior
end
end // INFER_REG_PROC
```

Copyright © 2014 by Ando Ki

Verilog coding guideline (33)

### Avoid latches (1/2) Latch Rule: avoid using any latches → When CLK = 1, latch is transparent D flows through to Q like a buffer ♦ When CLK = 0, the latch is opaque Q holds its old value independent of D a.k.a. transparent latch or level-sensitive latch en G Flip-flop → When CLK rises, D is copied to Q → At all other times, Q holds its value → a.k.a. positive edge-triggered flip-flop, master-slave flipflop D Q Copyright © 2014 by Ando Ki Verilog coding guideline (34)






# Specify complete sensitivity lists (1/2)

- Rule: include a complete sensitivity list in each of always blocks.
  - If not, the behavior of the pre-synthesis design may differ from that of the postsynthesis netlist.
- Guideline
  - For combinational blocks (blocks with no registers or latches), the sensitivity list must include every signal that is read by the process.
  - For sequential blocks, the sensitivity list must include the clock signal that is read by the process.
  - Make sure the sensitivity lists contains only necessary signals.
    - Adding unnecessary signals to the sensitivity list slows down simulation.

Copyright © 2014 by Ando Ki

Verilog coding guideline (37)



### Blocking & non-blocking assignments (1/3)

- Blocking assignments execute in sequential order,
- While non-blocking assignments execute concurrently.
- Rule: use non-blocking assignment (<=) in always blocks.


Copyright © 2014 by Ando Ki


Verilog coding guideline (39)

# Blocking & non-blocking assignments (2/3)

Blocking assignments


always @
(posedge clk)
begin
a = y;
b = a;
end





Copyright © 2014 by Ando Ki

Verilog coding guideline (40)



# While an if-then-else statement infers a priority-encoded, cascaded combination of multiplexers. → The multiplexer is a faster circuit.

Copyright © 2014 by Ando Ki


multiplexer,


Guideline


A case statement infers a single-level

Verilog coding guideline (42)

Case statements v.s. if-then-else statements (1/2)








# Partitioning for synthesis


- Register all outputs
- Locate related combinational logic in a single module
- Separate module that have different design goals
- Asynchronous logic
- Marithmetic operations: merging resources

Copyright © 2014 by Ando Ki

Verilog coding guideline (46)

# Register all outputs Guideline For each block of a hierarchical design, register all output signals from the block. Registering the output signals from each block simplifies the synthesis process because it makes output drive strengths and input delays predicable.






# Avoid asynchronous logic


### Guideline


- → Avoid asynchronous logic.
- If asynchronous logic is required, partition the asynchronous logic in a separate module from the synchronous logic.
- Isolating the asynchronous logic in a separate module makes code inspection much easier.
- Asynchronous logic need to be reviewed carefully to verify its functionality and timing.


Copyright © 2014 by Ando Ki

Verilog coding guideline (50)









# Reading

M. Keating and P. Bricaud, Reuse Methodology Manual, Chapter 5 RTL Coding Guidelines, KAP, 1999.

Copyright © 2014 by Ando Ki

Verilog coding guideline (55)