
Introduction to AMBA APB

2013 - 2017 - 2018

Ando Ki, Ph.D. (adki@future-ds.com)

Evolution of AMBA Standards




- CHI Coherent Hub Interface The highest performance, used in networks and servers
- ACE AXI Coherency Extensions Used in big.LITTLE™ systems for smartphones, tablets, etc.
- AXI Advanced eXtensible Interface The most widespread AMBA interface. Connectivity
 up to 100's of Masters and Slaves in complex SoC's
- AHB Advanced High-Performance Bus The main system bus in microcontroller usa
- APB Advanced Peripheral Bus Minimal gate count for peripherals
 ATB Advanced Trace Bus For moving trace data around the chip

refer to "Ashley Stevens, Introduction to AMBA® 4 ACE™ and big.LITTLE™ Processing Technology, July 2013."

Copyright © 2013-2017-2018 by Ando Ki


Intro AMBA AXI (2)

	AMBA 4 AXI		AMBA 3 AXI		AMBA 2 AHB		
	an extension of AMBA 3 AXI Burst length up to 256 beats Quality-of-service Removal of lock transaction Removal of write interleaving		channel architecture registers slices one address for burst up to 16 beats multiple outstanding bursts out of order completion data interleaving low-power interface		burst transfers pipelined operation split transactions single-cycle bus master handove single-clock edge operation multiple bus masters (up to 16) two uni-directional 32-bit data bus for read and write		
	AMBA 4 APB		AMBA 3 APB		AMBA 2 APB		
器器器	an extension of AMBA 3 APB transaction protection (normal- privileged, secure-nonsecure, data-instruction) Sparse data transfer (partial access)		an extension of AMBA 2 APB wait state supported error response supported	器器器	low power latched address and control simple interface suitable for many peripherals		



APB

- Low-power extension to the system bus (AHB/ASB)
 - Minimal power consumption
 - Reduced interface complexity.
- Local secondary bus that is encapsulated as a single AXI/AHB slave device
- Features
 - → Low bandwidth
 - Unpipelined bus interface.
 - address and control valid throughout the access > unpipelined
 - All signal transitions are only related to the rising edge of the clock → synchronous



Copyright © 2013-2017-2018 by Ando Ki


Introduction to AMBA APB (5)

AMBA APB bus versions


	AMBA 4 APB	AMBA 3 APB	AMBA 2 APB
55	an extension of AMBA 3 APB transaction protection (normal/privileged, secure/nonsecure, data/instruction) Sparse data transfer (partial access)	an extension of AMBA 2 APB wait state supported error response supported	low power latched address and control simple interface suitable for many peripherals


Copyright © 2013-2017-2018 by Ando Ki Introduction to AMBA APB (6)

AMBA 2.0 APB signals Name Description PCLK The rising edge of PCLK is used to time all transfers on the Bus clock PRESETn The APB bus reset signal is active LOW and this signal will ally be connected directly to the system bus reset signal. PADDR[31:0] This is the APB address bus, which may be up to 32-bits wide APB address bus and is driven by the peripheral bus bridge unit A signal from the secondary decoder, within the peripheral bus bridge unit, to each peripheral bus slave \mathbf{x} . This signal indicates PSELx that the slave device is selected and a data transfer is required. There is a PSELx signal for each bus slave PENABLE This strobe signal is used to time all accesses on the peripheral bus. The enable signal is used to indicate the second cycle of an APB transfer. The rising edge of PENABLE occurs in the middle APB strobe of the APB transfer. PADDE **PWRITE** When HIGH this signal indicates an APB write access and when LOW a read access. PRDATA The read data bus is driven by the selected slave during read cycles (when PWRITE is LOW). The read data bus can be up to 32-bits wide. APB read data bus PWDATA The write data bus is driven by the peripheral bus bridge unit during write cycles (when **PWRITE** is HIGH). The write data bus can be up to 32-bits wide. Copyright © 2013-2017-2018 by Ando Ki Introduction to AMBA APB (7)



Signal	Source	Description	 A ready signal, PREADY, to extend
PCLK	Clock source	Clock. The rising edge of PCLK times all transfers on the APB.	an APB transfer.
PRESETn	System bus equivalent	Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.	 An error signal, PSLVERR, to indicate the failure of a transfer
PADDR	APB bridge	Address, This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.	and failure of a figurior.
PSELx	APB bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.	
PENABLE	APB bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.	
PWRITE	APB bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.	
PWDATA	APB bridge	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.	Select PSELX Strobe PENABLE
PREADY	Slave interface	Ready. The slave uses this signal to extend an APB transfer.	Address
PRDATA	Slave interface	Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.	and control PMRITE APB slave PSLV
PSLVERR	Slave interface	This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.	Reset PRESET PRE
			_





		AMBA 4.0 APB 2.0	9
Signal	Source	Description	Protection signals, PPROT[2:0], to
PCLK	Clock source	Clock. The rising edge of PCLK times all transfers on the APB.	provide protection against illegal
PRESETn	System bus equivalent	Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.	transactions
PADDR	APB bridge	Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.	
PPROT	APB bridge	Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.	Strobe signals, PSTRB[x:0], enable sparse data transfer on the write data
PSELx	APB bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.	bus. Each write strobe signal corresponds to one byte of the write
PENABLE	APB bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.	data bus. When asserted HIGH, a
PWRITE	APB bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.	write strobe indicates that the corresponding byte lane of the write
PWDATA	APB bridge	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.	data bus contains valid information.
PSTRB	APB bridge	Write strobes. This signal indicates which byte lanes to update during a write transfer. There is one write strobe for each eight bits of the write data bus. Therefore, $PSTRB[n]$ corresponds to $PWDATA[(8n+7):(8n)]$. Write strobes must not be active during a read transfer.	Select <u>PRELX</u>
PREADY	Slave interface	Ready. The slave uses this signal to extend an APB transfer.	Strobe PPROT
PRDATA	Slave interface	Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.	Address and control PADDR APB slave
PSLVERR	Slave interface	This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.	PRESET

AMBA 4.0 APB 2.0 protection and write strobe

Protection type signals


PPROT[2:0]	Protection level		
[0]	1 = privileged access 0 = normal access		
[1]	1 = nonsecure access 0 = secure access		
[2]	1 = instruction access 0 = data access		

■ There is one write strobe for each eight bits of the write data bus, so PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Figure below shows this relationship on a 32-bit data bus.

31 24	23 16	15	8	7 0
PSTRB[3]	PSTRB[2]	PSTRB[1]	PSTRB[0]

Copyright © 2013-2017-2018 by Ando Ki

Introduction to AMBA APB (13)



References

- MBA Specification, Rev 2.0, ARM Limited. (AMBA 2.0 APB)
- **25** AMBA™ 3 APB Protocol v1.0, IHI 0024B, ARM, 2004. (AMBA 3.0 APB 1.0)
- AMBA® APB Protocol Version: 2.0, IHI 0024C (ID041610), ARM, 2010. (AMBA 4.0 APB 2.0)

Copyright © 2013-2017-2018 by Ando Ki

Introduction to AMBA APB (15)