Verilog

- Hierarchy, Module, Port and Parameter -

May 2014

Ando KI

Contents


- Verilog HDL world
- ## Hierarchical structure
- Hierarchical structure example
- Module declaration
- Module instantiation
- Port and connection
- Port connection rules
- ## Hierarchical names
- Scope rule
- Parameter

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (2)

Verilog-HDL world

- A system consists of a set of components, which forms a hierarchical structure.
- The component is an instantiation of design entity.
- The design entity is a design unit, which is 'module'.
- A design unit can instantiate other design units, but a design unit cannot declare other design unit.
- ➡ A module can be instantiated as many as needed.



Copyright © 2014 by Ando Ki


ntroduction to Verilog-HDL module (3


Hierarchical structure (1/2)

- Hierarchical hardware structure
 - Module can embed other modules by creating instances of its lower modules.
 - Modules are connected through ports (input, output, inout).
 - Modules communicate each other through ports.
- Each module definition stands alone.
 - ◆ The definition cannot be nested.
 - Module definition does not nest.
 - One module definition shall not contain the text of another module definition.
- A module definition nests another module by instantiating.
- Module can instantiate another module (lower-level module) into itself in order to incorporate a copy of the lower-level module.
 - Instantiation allows one module to incorporate a copy of another module into itself.
- Top-level module is included in the source text, but is not instantiated.

Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (4)





Module declaration

- Module is the basic design unit.
- Module must be declared. → prepare
- Module can be instantiated. → use
- A module definition shall be enclosed between the keywords 'module' and 'endmodule'.
- Module syntax




module module_name (list of ports);

- // in, out, inout port declarations
- // signal/wire/reg declarations
- // data variable declarations
- // sub-module instantiation and connection
- // functional blocks: initial, always, function, task endmodule

module ModF (A, B, C); input inout [7:0] B; output [7:0] C; // declarations // description of 'f' endmodule

Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (7)



Port

Ports provide a means of interconnecting a hardware description consisting of modules, primitives, and macromodules.

- Port-list
 - → It follows module identifier after the keyword 'module'.
 - 'module module_name (port_list);'
 - 'port_list ::= [port [, port [...]]]
- Port declaration
 - → 'input'
 - 'output'
 - + 'inout'
 - bidirectional



Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (9)


Port connection


- Connecting module instance ports by ordered list
 - Positional mapping
 - → The ports expressions listed for the module instance shall be in the same order as the ports listed in the module declaration.
- Connecting module instance ports by name
 - Named mapping


```
module topmod;
                                                                    module topmod;
  wire [4:0] v;
                                                                       wire [4:0] v;
                                                                       wire a,b,c,w;
modB b1 (.wb(v[3]),.wa(v[0]),.d(v[4]),.c(w));
  wire a,b,c,w;
  modB b1 (v[0], v[3], w, v[4]);
                                                                       endmodule
endmodule
module modB (wa, wb, c, d);
                                                                    module modB (wa, wb, c, d);
  inout wa, wb;
                                                                       inout wa, wb;
                                                                       input c, d;
  input c, d;
                                                                       tranif1 g1(wa, wb, cinvert);
not #(6, 2) n1(cinvert, int);
and #(5, 6) g2(int, c, d);
  tranif1 g1 (wa, wb, cinvert);
not #(2,6) n1 (cinvert, int);
and #(6,5) g2 (int, c, d);
endmodule
                                                                    endmodule
```


Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (10)











Parameter Parameters are constants, not variables. module my_memory(addr, datai, datao, rw, clk); parameter ADD_WIDTH = 1, DATA_WIDTH = 8; parameter DELAY=0; ◆ Parameter represents constant since it cannot be modified at simulation time. parameter DELAY=0; input [ADD_WIDTH-1:0] addr; input [DATA_WIDTH-1:0] datai; output [DATA_WIDTH-1:0] datao; input rw input rw; input clk; Parameter can have default value. parameter MEM_DEPTH = 1 Parameter can be assigned by reg [DATA_WIDTH-1:0] mem[0:MEM_DEPTH-1]; always @ (posedge clk) begin if (rw) #(DELAY) datao = mem[addr]; else expression. Parameter can be modified in the module instance statement. mem[addr] = datai; else end ◆ The order is important. endmodule module top; Default parameter my_memory #(3,4) my_memory #(3,4,2) my_memory #(3,4,2) UmemC (addC, datC, rw, clk); UmemC (addD, datD, rw, clk); my_memory #(,,3) endmodule Parameter overriding Copyright © 2014 by Ando Ki Introduction to Verilog-HDL module (16)

