# **Clock of Digital System**

2013 - 2020

Ando Ki, Ph.D. (adki@future-ds.com)

### Agenda


- Analog and digital signal
- Switching standard and logic level
- Analog and digital signal: periodic signals
- What is clock in the digital system
- Characteristics of clock
- Clock skew minimization
- How to generate a clock
- How to make clock signal using Verilog-HDL
- Examples
- Projects
- 2 PLL & DLL
- Xilinx DCM: Digital Clock Manager
- DCM usage in general
- Xilinx DCM.v
- Xilinx Spartan-3 DCM
- DCM features and capabilities
- Example: DCM
- How to make clock signals using DCM
- Simulation with Xilinx library
- Example: DCM
- Project; DCM


- Examples
  - ex\_clock\_at\_top
  - ex\_dcm\_at\_top
- Projects
  - prj\_clock\_module
  - → prj\_clock\_counter
  - prj\_clock\_parameter
  - prj\_dcm\_delay


Copyright © 2013-2014 by Ando Ki

Clock (2)

## Analog and digital signal Analog signal Digital signal → Continuous → Discrete → Infinite range of values → Finite range of values (2) → More exact values, but more difficult to → Not as exact as analog, but easier to work work with → The analog value is continuous and more → The digital value is more than adequate accurate. for the application and significantly easier to process electronically. Copyright © 2013-2014 by Ando Ki








# What is clock in the digital system Clock' is a special signal that provides a reference timing.

■ The most common clock signal is in the form of a square wave with a 50% duty cycle, usually with a fixed, constant frequency.


Copyright © 2013-2014 by Ando Ki


1) low level, (2) high level, (3) rising edge, and (4) falling edge




### Characteristics of clock ☑ Clock frequency (clock rate, clock speed) Clock skew → cycles per second → Clock skew is the maximum difference in the arrival time of a clock signal at two → 1/P different components → Skew is just the average delay between Clock duty cycle two signals. → the ratio of the duration of the event to the difference between clock delay along total period of a signal. different paths → percent of high over the period → d/P x 100 Clock jitter → Actual clock signal generator is not ideal so that its period varies in time. Voltage level, slew-time/slew-rate, rising time/falling time Ideal edge location


Clock (8)







### Clock accuracy in PPM Example Clock accuracy → a measurement of how a clock actually → two clocks both with a speed of 1 MHz performs in relation to its ideal → clock 1: 0ppm (i.e., ideal/perfect clock) performance. → clock 2: 1ppm (±1/1,000,000) → two clocks start at the same time from 0 PPM (Parts Per Million) ightharpoonup 1 ppm = $\pm 1/10^6$ = $\pm 10^{-6}$ = $\pm 10^{-4}\%$ clock (0ppm) $\Delta T = T/1,000,000$ for 1ppm 1 clock (1ppm) Count clock (1ppm) 1,000,001 1,000,000 999,999 → 1 second later; count of pulses a clock 1: 1,000,000 a clock 2: 999,999 ~ 1,000,001 Time - 1sec\*1,000,000/sec\*(±1/1,000,000) Copyright © 2013-2014 by Ando Ki Clock (11)









# Example: clock at top-level Run an example code as follows. [user@host] cd \$(PROJECT)/codes/clock/ex\_clock\_at\_top/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd &








### Xilinx: PLL, DCM, and MMCM


- DCM (Digital Clock Manager)
  - → supported up to Spartan-3 and Virtex-4
  - based on DLL (Delayed Locked Loop)
  - → de-skew a clock, generate different phases of the clock
  - → dynamic change phase
  - → 2x clock, clock division
- PLL (Phase Locked Loop)
  - → in addition to DCM, supported up to Spartan-6 and Virtex-5
  - → a superset of DCM
  - → more precise frequency generation
  - → generate multiple different frequencies at the same time
- MMCM (Mixed Mode Clock Manager)
  - → supported from Virtex-6
  - → a superset of PLL


Copyright © 2013-2014 by Ando Ki


Clock (19)


# Xilinx DCM: Digital Clock Manager Delay Lock Loop • uses feedback to deskew clock Digital Freq Synth • Generates clocks Phase Shifter • Adjusts phase relationships of output clocks CLKIN DELAY OLICE CLEXI BO CLE


















## 












Attribute	Туре	Allowed Values	Default	Description	
CLKOUT[1:6]_DIVIDE	Integer	1 to 128	1	Specifies the amount to divide the $F_{OUT} = F$	$F_{OUT} = F_{CLKIN} \times \frac{M}{D \times O}$
CLKOUT[0]_DIVIDE_F <sup>(2)</sup>	Integer or Real	1 to 128 or 2.000 to 128.000 in increments of 0.125	1	associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.	ssociated CLKOUT clock output fa different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and in MUCKL_DVIDE values will
CLKOUT[0:6]_PHASE	Real	–360.000 to 360.000 in increments of 1/56 the F <sub>VCO</sub> and/or increments depending on CLKOUT_DIVIDE.	0.0	Allows specification of the output phase relationship of the associated CLKOUT clock output in number of degrees offset (that is, 90 indicates a 90° or ¼ cycle offset phase offset while 180 indicates a 180° offset or ½ cycle phase offset).	
CLKOUT[0:6]_ DUTY_CYCLE	Real	0.01 to 0.99	0.50	Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (that is, 0.50 will generate a 50% duty cycle).	
CLKFBOUT_MULT_F <sup>(2)</sup>	Integer or Real	2 to 64 or 2.000 to 64.000 in increments of 0.125	5	Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number, in combination with the associated CLKOUT#_DIVIDE value and DIVCLK_DIVIDE value, will determine the output frequency.	
DIVCLK_DIVIDE	Integer	1 to 106	1	Specifies the division ratio for all output clocks with respect to the input clock. Effectively divides the CLKIN going into the PFD.	<i>y</i>
CLKFBOUT_PHASE	Real	0.00 to 360.00	0.0	Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.	





## MMCM example




# Example: MMCM Run an example code as follows. [user@host] cd \$(PROJECT)/codes/clock/ex\_mmcm\_rtl [user@host] make [user@host] gtkwave wave.vcd &









### References

- 7 Series FPGAs Clocking Resources User Guide UG472
- Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs, XAPP462, Xilinx, 2006.
- Spartan-3 Libraries Guide for HDL Designs (page 30, DCM), UG607, Xilinx 2011.
- Spartan-3 Generation FPGA User Guide, UG331 (v1.8), Xilinx, June 13, 2011

Copyright © 2013-2014 by Ando Ki

Clock (41)