Verilog

- Behavioral Modeling -

May 2014

Ando KI

Contents

- Verilog behavioral model
- Behavioral control constructs
- Procedural assignments
- Types of procedural assignments
- Procedural assignment
- 'if-else' statement
- 'case' statement
- Looping statements: forever, repeat, while, for
- Procedural timing control
 - → Delay control
 - → Implicit event
 - → Named event
 - → Level-sensitive event control
 - → Intra-assignment delay/event

- Block statement
- Sequential and parallel block
- State machine
- FSM example

Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (2)

Levels of abstraction

- Structural levels
 - → Switch level
 - Referring to the ability to describe the circuit as a netlist of transistor switches.
 - Gate level
 - Referring to the ability to describe the circuit as a netlist of primitive logic gates and functions.
- Functional levels
 - → Register transfer level
 - Referring to the ability to describe the circuit as data assignment.
 - Behavioral level
 - Referring to the ability to describe the behavior of circuit using abstract constructs such as loops and processes.







Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (3)

Verilog behavioral model

- Verilog <u>behavioral models</u> contain <u>procedural statements</u>.
- The procedural statements <u>control the</u> <u>simulation</u> and <u>manipulate variables</u> of the data types.
- The procedural statements are contained within procedures.
- Each procedure starts a separate activity flow.
- Market All of the activity flows are concurrent.

- There are two types of procedures.
 - → 'initial' construct
 - Starts at simulation time 0.
 - Executes once.
 - → 'always' construct
 - Starts at simulation time 0.
 - Execute repetitively.

Copyright © 2014 by Ando Ki


Introduction to Verilog-HDL module (4)

Behavioral control constructs

- uinitial' block
 - One-time sequential activity flow from simulation start.
 - Initial blocks start execution at simulation time zero and finish when their last statement executes.
- **always**' block
 - Cyclic (repetitive) sequential activity flow
 - Always blocks start execution at simulation time zero and continue until simulation finishes.

initial statement;

always statement;



Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (5)

Procedural assignments

- The assignment is the basic mechanism for placing values into nets and variables.
- Assignment type Left-hand side (LHS)

 Continuous Net (wire)

 Procedure Variable (reg, integer, or time variable)
- The procedural assignment
 - It assigns values to variables.
 - It occurs within procedures, such as always, initial, task, and function.

wire [3:0] w; reg [3:0] a, b, c, d; initial a = 4'h4; always @ (c) b = c; always @ (w) d = w;

- → Refer to the continuous assignment
 - It assigns values to nets.
 - It occurs whenever the value of the righthand side changes.

wire wire_tmp1; assign wire_tmp1 = my_value; wire wire_tmp2 = my_value;

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (6)

Types of procedural assignments

- Blocking procedural assignment
 - Shall be executed before the execution of the statements that follow it in a sequential block.
 - Note that 'parallel block' is made of 'fork/join'.
 - Note that 'sequential block' is called 'begin/end' block.


variable = expression;


- Non-blocking procedural assignment
 - → Allows assignment scheduling without blocking the procedural flow.
 - Can be used whenever several variable assignments within the same time step.


variable <= expression;

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (7)







'if-else' statement

- The 'if-else' statement is used to make a decision as to whether a statement is executed or not.
- ™ The evaluation of 'expression' will be true when the result is non-zero known value. Otherwise, false when the result is 0, x, or Z.


if (expression) statement;

// the statement is executed,
// when the express is true.

if (expression) statementA; else statementB;

if (expressionA) statementA;
else if (expressionB) statementB;
else statementC;

always @ (sel or a or b or c or d)
if (sel == 2'b00) out = a;
else if (sel == 2'b01) out = b;
else if (sel == 2'b10) out = d;
else
out = d;



Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (11)

'case' statement

- "" 'case' statement is a multiway decision statement that tests whether an expression matches one of a number of other expressions and branches accordingly.
- 'default' statement shall be optional.
 - Use of multiple default statements in one case statement shall be illegal.
- If one of the case item matches the case expression given in parentheses, then the statement associated with that case item shall be executed.
- If all comparison fail and the default item is given, then the default item statement shall be executed.
 - If the default is not given, then none is executed.

always @ (sel or a or b or c or d)
case (sel)
2'b00: out = a;
2'b01: out = b;
2'b10: out = c;
default: out = d;
endcase

 $\begin{array}{c} d & 11 \\ c & 10 \\ b & 01 \\ a & 00 \\ \end{array}$ sel[1:0] $\begin{array}{c} 2 \\ \end{array}$

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (12)

Looping statements (1/2)

- forever
 - → Continuously executes a statement

'repeat'

- Executes a statement a fixed number of times.
- If the expression evaluates to unknown or high impedance, it shall be treated as zero.
- while'
 - Executes a statement until an expression becomes false.
- for'
 - If the condition results in zero, the for loop shall exit.

forever statement;

repeat (expression) statement;

while (expression) statement;

for (initial; condition; step) statement;

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (13)

Looping statements (2/2)

```
parameter size=8, longsize=16;
reg [size:1] opa, opb;
reg [longsize:1] result;
begin: mult
      reg [longsize:1] shift_opa, shift_opb;
shift_opa = opa; shift_opb = opb;
      result = 0;
      repeat (size) begin
         if (shift_opb[1]) result = result + shift_opa;
         shift_opa = shift_opa << 1;
         shift_opb = shift_opb >> 1;
      end
end
begin: count
       reg [7:0] tempreg;
       count = 0;
       tempreg = rega;
while (tempreg) begin
            if (tempreg[0]) count = count + 1;
            tempreg = tempreg >> 1;
       end
end
```

```
begin
initial_assignment;
while (condition) begin
statement;
step_assignment;
end
end
```

for (initial_assignment; condition; step_assignment) statement;

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (14)

Procedural timing control

- Types of timing control
 - → Delay control
 - An expression specifies the timing duration between initially encountering the statement and when the statement actually executes.
 - Fvent contro
 - It allows statement execution to be delayed until the occurrence of some simulation event occurring.
 - Implicit event & named event

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (15)

Delay control

- A procedural statement following the delay control shall be delayed in its execution with respect to the procedural statement preceding the delay control by the specified delay.
- If the delay_expression evaluates to an unknown or high-impedance value, it shall be interpreted as zero delay.

delay_express statement;

#10 rega = regb; // the execution (assignment) is delayed by 10 time units.

#d rega = regb; // d is defined as a parameter # ((d+e)/2) rega = regb; // delay is average of d and e #regr regr = regr +1; // delay is the value in regr

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (16)

Intra-assignment delay/event

An intra-assignment delay or event shall delay the assignment of the new value to the LHS, but the RHS expression shall be evaluated before the delay, instead of after the delay.

repeat (a) @ (event_expression);
// it wait until 'a' times events occurances.

a = #intra_assignment_delay statement;
// the 'statement' is evaluated, but the result
// is updated to 'a' after 'delay' time units.

Intra-assignment timing control					
With intra-assignment construct	Without intra-assignment construct				
a = #5 b;	begin temp = b; #5 a = temp; end				
a = @(posedge clk) b;	<pre>begin temp = b; @(posedge clk) a = temp; end</pre>				
a = repeat(3) @(posedge clk) b;	<pre>begin temp = b; @(posedge clk); @(posedge clk); @(posedge clk) a = temp; end</pre>				

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (17)

Wire/net delay

wire #(delay) a, b, c;

//specify the delay properties of a wire // "delay" = "min:typ:max" // "delay" = "rising, falling, turn-off"

wire #(delay) a = b & c;

// implicit continuous assignment delay

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (18)

Implicit event

- Implicit event comes from the value changes on nets and variable.
- Kinds of event
 - Positive edge
 - Towards the value 1
 - → Negative edge
 - Towards the value 0
 - If the expression evaluates to more than a 1-bit result, the edge transitions shall be detected on the LSB.

	То	0	1	x	z
From					
0		No edge	posedge	posedge	posedge
1		negedge	No edge	negedge	negedge
x		negedge	posedge	No edge	No edge
z		negedge	posedge	No edge	No edge

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (19)

```
// level sensitive
```

- @ expression statement;
- // edge sensitive
- @ (posedge expression) statement;
- @ (negedge expression) statement;

```
@r rega = regb; // controlled by any value change in r
@ (posedge clk) rega = regb;
@ (negedge clk) rega = regb;
```

```
Named event
```

- Named event is also called as abstract event.
- The keyword 'event' declares a new data type called event.
- The event trigger operator '->' makes event.

```
module flop_event (clk, rstb, data, q, qb);
input clk, rstb, data;
output q, qb;
reg q;
event rise_event;
assign q_bar = ~q;
@ (posedge clk) -> rise_event;
@ (rise_event or negedge rstb)
if (rstb==1'b0) q <= 0;
else q <= data;
endmodule
```

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (20)

Level-sensitive event control Intra-assignment wait_statement ::= wait (expression) statement_or_null delay begin wait (!enable) #10 a = b; wait (!enable) a = #10 b; #10 c = d; #10 c = d; end /* If the value of enable is 1 when the /* If the value of enable is 1 when the block is entered, the wait statement will block is entered, the wait statement will delay the evaluation of the next statement delay the evaluation of the next statement (a = #10 b;) until the value of enable (#10 a = b;) until the value of enable changes to 0. If enable is already 0 when changes to 0. If enable is already 0 when the begin-end block is entered, then the the begin-end block is entered, then the assignment "a = b;" is evaluated after a assignment "a = b;" is evaluated, but its delay of 10 and no additional effect is delayed of 10. */ delay occurs. */ enable enable b b 10 10 Copyright © 2014 by Ando Ki Introduction to Verilog-HDL module (21)

Block statements


- The block statements are a means of grouping two or more statements together so that they act syntactically like a single statement.
- Types of block statement
 - → Sequential block
 - Begin-end block
 - The procedural statements in it shall be executed sequentially in the given order.
 - Parallel block
 - Fork-join block
 - The procedural statements in it shall be executed concurrently.

- Block names
 - The block statement can be named by adding ': name_of_block' after the keyword 'begin' or 'fork'.

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (22)

Sequential and parallel block Parallel block Sequential block → Statements shall be executed in → Statement shall execute concurrently. sequence, one after another. → Control shall pass out of the block when Control shall pass out of the block after the last time-ordered statement executes. the last statement executes. parameter d = 50; parameter d = 50; reg [7:0] r; reg [7:0] r; begin: an_example_of_seq_block fork: an_example_of_par_block #d r='h35; #d r='hE2; #d r = 'h35; #d*2 r = 'hE2; #d r = h00;#d*3 r = 'h00;#d r = 'hF7; #d*4 r = 'hF7; #d -> end_wave; #d*5 -> end_wave; Copyright © 2014 by Ando Ki Introduction to Verilog-HDL module (23)



Implementing state machine

- One process approach
 - ♦ One always block for computing and updating the state vector and outputs
- Two processes approach
 - → Case 1
 - One always block for updating the state vector
 - One always block for both the output and the next state logic
 - → Case 2
 - o One always block for output
 - One always block for updating the state vector and the next state logic
- ☑ Three processes approach
 - → One always block for updating the state vector
 - → One always block for the output logic
 - → One always block for the next state logic

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (25)

Contents Verilog behavioral model Block statement Behavioral control constructs Sequential and parallel block State machine Procedural assignments Types of procedural assignments Procedural assignment FSM example III 'if-else' statement 'case' statement Looping statements: forever, repeat, See the project 02 while, for Procedural timing control Delay control → Implicit event → Named event → Level-sensitive event control → Intra-assignment delay/event Copyright © 2014 by Ando Ki Introduction to Verilog-HDL module (26)

Reading

■ IEEE Std. 1364-2001, IEEE Standard Verilog Hardware Description Language. (Chapter 9. Behavioral Modeling)

Copyright © 2014 by Ando Ki

Introduction to Verilog-HDL module (27)