# **Bus and Protocol**

2013 - 2017 - 2018


Ando Ki, Ph.D. (adki@future-ds.com)


# Agenda

- What is BUS
- How to send and receive data
- ## How to select slave
- How to select master
- Transfer types
- Burst transfers
- Pipelined and split transfers
- Data ordering
- Justified or non-justified
- Partial/narrow access
- Alignment
- # Atomic
- Clock frequency and phase
- Synchronous or asynchronous
- Iming diagram conventions

Copyright © 2013-2017-2018 by Ando Ki


Bus and Protocol (2)





# What is bus


- **Bus** means a set of common lines that electrically connects various blocks in order to transfer data among them.
  - ◆(버스란 여러 블록들이 상호 데이터를 전송하기 위해 이들 블록들을 전기적으로 연결 한 공유 신호선)
  - → <u>Protocol</u> (communication protocol) is a set of rules to accomplish data transfer among blocks along the bus.
    - (프로토콜(통신규약)은 버스를 통해 데이터를 전송하기 위한 규칙)



Copyright © 2013-2017-2018 by Ando Ki


Bus and Protocol (5)

# How to send and receive data




D[...]

How does Module-B know the data is valid?



How does Module-A know Module-B got the data?

How does Module-B know the data is stable enough to get? Note that data 'D[...]' consists of multiple lines and there is skew among signals.





Skew is the time difference among propagation delays of any outputs of the same device.


Valid window will be very narrow.


Copyright © 2013-2017-2018 by Ando Ki


Bus and Protocol (6)













Algorithms and issues of arbitration


Bus and Protocol (12)


Copyright © 2013-2017-2018 by Ando Ki

# ■ Algorithm of arbitration → Fixed priority based → Round-robin → Fairness → Starvation o a situation where a block is unable to gain bus access without any progress (오랜기간 아무런 진전 없이 기다리는 경우) → Live-lock o a situation where a block is unable to make progress although doing something busily (뭔가 열심으로 일을 하는데, 지전은 없는 경우 Cache에서 계속 invalidation 되거나, ...), it will eventually be resolved. → Deadlock o a situation where a block wait for some condition that will not resolved forever.









## Transfer types

- How to use bus more efficiently
  - → Latency minimization
  - → Throughput maximization
  - → Speed v.s. bandwidth (= capability)
- How to capture access-intentions
  - → It can be used to make bus efficient.
  - → DMA uses accesses that move a block of data
    - Need to support burst
  - → CPU generates two types of accesses and the tip about types will be used by
    - o instruction access: it never be modified by the CPU
    - o data access: it may be altered by the CPU near future
  - → CPU with cache needs more types of transfers

[HiPi-Bus case] NRD: Normal-Read

NWR: Normal-Write RFR: Read-For-Read

RFW: Read-For-Write LCR: Lock-Read LCW: Lock-Write

WRB: Writeback **INV: Invalidation** 

[AMBA AHB case] NONSEQ - SEQ

**SINGLE** 


INCR/INCR4/INCR8/INCR16 WRAP4/WRAP8/WRAP16

Copyright © 2013-2017-2018 by Ando Ki

Bus and Protocol (17)


# Burst transfers (1/3)


- Burst transfer in the bus is a means of data movement consisting of more than one transfer in order to get a higher throughput.
  - → Burst length
    - o num of beats in a burst
  - Burst size
    - o num of bytes moved in a single beat
  - Addressing mode
    - incremental
    - wrapping
    - fixed
    - stride
  - Other issues
    - o partial burst size case, in which burst size is smaller than data bus width




Copyright © 2013-2017-2018 by Ando Ki


Bus and Protocol (18)







### Pipelined and split transfers Pipeline bus protocol Split bus protocol → arbitration, address, data phases can be → Split transfers improve the overall utilization of the bus by separating the overlapped operation of the master providing the address to a slave from the operation of the salve responding with the appropriate address A11 A21 A11 A21 A31 A41 A31 D22 D21 D11 D21 D11 Overlapping address and data results in pipelining. Split address and data by retrying. Copyright © 2013-2017-2018 by Ando Ki Bus and Protocol (21)










# Alignment of access


- Are there any rule between address and size of access
  - two-byte access should be with address with a multiple of 2.
    - E.g, 0, 2, 4, 6, ...
  - four-byte access should be with address with a multiple of 4.
    - E.g., 0, 4, 8, 16, ...
  - → How about three-byte case
    - Usually most processor does not generate this kind of access
    - So, most bus systems does not support this, but there are exceptions.

- How about burst accesses with bus wider than 4-bytes data lane?
  - E.g., 64-bit wide (8-byte data lane) or 128-bit wide
  - Is it possible to make all access be datawidth aligned?
    - No, then what happens. Or how to deal with it.
    - Let see this for AXI case.


Copyright © 2013-2017-2018 by Ando Ki


Bus and Protocol (26)








### Atomic operations (2/2) Microprocessors have special instructions for atomic access in order to lock(M) support mutual exclusion. tas M → ARM: SWAP LDREX (load exclusive), STREX (store exclusive) rts → MC680X0: CAS (Compare And Swap) → Intel: lock inc, lock dec, lock xchg, lock write M, 0 add, lock sub → Sparc: cas, ldstub → MIPS: II (load linked), sc (store conditional) → DEC Alpha: Id\_I, stl\_c → PowerPC: Iwarx, stwcx → Core-A: EXCHG LOCK locked-write locked-read Copyright © 2013-2017-2018 by Ando Ki Bus and Protocol (29)






















### CDC problems 2 Parallel data can be inconsistency due to meta-stability dat[0] sig\_b[0] Solutions → Synchronization and ignore some Q intermediate cycles dat[1] D D sig\_b[1] → MUX synchronization → Use single-bit changing code, such an clk\_b grey code But not applicable for all applications dat[1] dat[0] clk\_a sig\_a[0] sig\_b[1] sig b[0] data inconsistency Copyright © 2013-2017-2018 by Ando Ki Bus and Protocol (37)





























### References

- D. Del Corso et.al., Microcomputer buses and links, Academic press, 1986.
- D. Cohen, On holy wars and a plea for peace, IEEE Computer Vol.14, No.10, Oct. 1981, p.48-54.
- S. Pasricha and N. Dutt, On-Chip Communication Architectures System on Chip Interconnect, Morgan Kaufmann Pub. 2011.
- ☑기안도 외, 고중첩 버스: HiPi-Bus ( Highly Pipelined Bus: Hipi-Bus), 대한전자 공학회 학술발표회 논문집 (반도체/재료부품/CAD/VLSI) 제10권 1호, 1992.1, 31-37.
- Ando Ki et.al., Higly Pipelined Bus: HiPi-Bus, JTC-CSCC: Joint Technical Conference on Circuits Systems, Computers and Communications, 1991.
- Seongwoon Kim and Ando Ki et.al., RACE on a physically distributed and logically shared memory system.

Copyright © 2013-2017-2018 by Ando Ki

Bus and Protocol (49)