So we wrote a microkernel once ...

... and it was ChaOS

Adrian Herrmann

Unleash the ChaOS

- Operating systems course at Freie Universität Berlin
- Developed over 14 weeks, 7 milestones
 - Biweekly assignments
- Team effort with two fellow students
 - 100% collaborative VS Code Live Share
 - Full credit to everyone
- Free choice of design, code style, coding practices, ...

Target platform

- taskit Portux MiniPC
- AT91RM9200 SoC
- ARM920T CPU (ARMv4T)
- 16 MiB Flash, 64 MiB RAM
- Ethernet, serial, USB host/target
- LEDs and 4*16 text display
- U-Boot bootloader in Flash
- Emulated with a patched QEMU






What is an operating system?

- Management & operation of physical resources
- Abstraction of physical with logical resources
- Process management (scheduling, switching, ...)
- Inter-process communication
- Interface for programs

What is a microkernel?

- Only the most necessary parts of the OS are in the kernel & in kernel space
- The rest is in user space even some OS services!
 - E.g., part of scheduling



What can ChaOS do?


- Serial driver (read/write, interrupts)
- Processor modes, stacks, dynamic kernel memory management
- Interrupt handlers (swi, abort, fiq, irq)
- System timer & scheduling
- Processes/threads, preemptive context switching
- Memory protection, address spaces (MMU)
- User/kernel interface (syscalls, utility library)

Limitations

- No filesystem
 - Everything happens in RAM!
- No dynamic loading of code
 - Everything is statically linked into kernel binary

Project structure

- drivers: device drivers and functions that interact with hardware directly
 - E.g., via memory-mapped I/O
- lib: application libraries, utility functions hardwareindependent!
- sys: OS libraries that are for internal use by the kernel and drivers



Kernel entry function

- System initialization
 - Stacks, serial port, Interrupt Vector Table, interrupts, MMU, thread management, timer
 - CP15: Coprocessor for control of cache, TLB, MMU
- Thread creation: Program code is statically linked!
- Kernel now only runs for interrupts!

```
__attribute__((naked, section(".init")))
void _start() {
    init_stacks();
    io_dbgu_init();
    interrupt_enable();
   dbgu_enable();
   printf_isr("DBGU has been enabled.\n");
    dbgu_rxrdy_interrupt_enable();
   printf_isr("DBGU RXRDY Interrupt has been enabled.\n");
    printf_isr("Create Interrupt Vector Table and initialize system.\n");
    init_ivt();
   printf_isr("Initializing Advanced Interrupt Controller.\n");
    aic_enable_system_peripherals();
    printf_isr("Initializing allocation table.\n");
   memmgmt_init_allocation_table();
    printf_isr("Initializing thread management.\n");
    thread_init_management();
   printf_isr("Initializing CP15 domains.\n");
   cp15_init_domains();
   printf_isr("Welcome to ChaOS.\n");
    struct thread_tcb* thread = (thread_create(&main, 0, 0, 0);)
    if (thread) {
        thread_activate(thread->id);
    // timer_init_periodical(32768);
    timer_init_real_time(32);
    timer_init_periodical(32);
    // Nothing should be executed after this line
    while(1);
```

The idle thread

- If the kernel only runs for interrupts, what to do if there are no threads? → idle thread
- Threads can yield processing time before scheduler kicks in
 - Idle thread does "nothing", for as little time as possible

Thread switching

- Part of normal IRQ service routine
- Detect if IRQ came from system timer
 - Therefore, preemptive multitasking
- If so, call thread switching routine

```
133
134
       * Interrupt Request (IRQ)
135
      __attribute__ ((interrupt ("IRQ")))
136
      void isr_interrupt_request(void) {
138
          char c;
139
          struct thread_tcb* thread;
          // Interrupt from the Period Interval Timer
          if (timer_read_PIT_status()) {
              thread_unblock_for_timer();
              thread_switch();
              return;
```

Thread switching

- Every thread gets a time slot (roundrobin)
- Save thread context in Thread Control Block
- Restore context from next thread
- Thread selection separate from switching – sometimes we just want selection without the entire rest!
 - E.g., when an swi needs to block the current thread

```
* Switches the running thread.
       * Use only in the IRQ Interrupt Service Routine!
      __attribute__((always_inline))
      inline void thread_switch(void) {
299
          // Check that there is a thread currently running
          if (thread_tcb_list[thread_sched_cur_idx].status == THREAD_STATUS_RUNNING) {
              // Do not switch if the thread has not worked through its time slot yet
              if (thread_switch_counter++ < THREAD_ROUND_ROBIN_TIME_SLOT) {</pre>
                   return;
              thread_switch_counter = 0;
306
              // Save the current thread's context and set its status
              thread_save_context(&thread_tcb_list)thread_sched_cur_idx]);
              thread_tcb_list[thread_sched_cur_idx].status = THREAD_STATUS_READY;
311
312
          thread_select();
313
          thread_restore_context(&thread_tcb_list[thread_sched_cur_idx]);
          thread_tcb_list[thread_sched_cur_idx].status = THREAD_STATUS_RUNNING;
317
```

Thread context saving

```
__attribute__((always_inline))
116
      inline uint32_t* thread_get_fp(void) {
117
          uint32_t* fp;
118
          asm volatile (
119
               "mov %[fp], fp \n\t"
120
               : [fp] "=r" (fp)
121
          );
122
123
          return fp;
124
```

- Some registers automatically pushed on the thread's stack by CPU when IRQ
- Others plainly available or shadowed (r13-14)
- Saving frame pointer essential
 - Lots of inline code for thread switching!

```
126
       * Saves the context of the last running thread into its TCB.
129
130
       * @param tcb
                                   A pointer to the thread's TCB
131
132
      __attribute(((always_inline))
      inline void thread_save_context(struct thread_tcb* tcb) {
133
134
135
          uint32_t* ptr;
136
          uint8_t i;
          uint32_t* b;
137
138
          uint32_t s;
139
          ptr = thread_get_fp() - 6;
          for (i = 0; i < 4; i++) { // r0-r3}
              tcb->r[i] = ptr[i];
          tcb->r[11] = ptr[4]; // fp r11
          tcb->r[12] = ptr[5]; // ip r12
          tcb->r[15] = ptr[6]; // pc r15
          b = \&tcb->r[4];
          asm volatile ( // r4-r10
               "stm %[rs], {r4-r10} \n\t"
               : [rs] "=r" (b)
          b = \&tcb->r[13];
          asm volatile ( // r13-r14_
               "stm %[rs], {r13-r14\}^ \n\t"
              : [rs] "=r" (b)
          );
          s = tcb->r[THREAD_REG_CPSR];
               "mrs %[rs], SPSR \n\t"
               : [rs] "=r" (s)
          );
166
```

Software interrupt handler

- Run desired swi function withing software interrupt handler
- Thread selection outside scheduling!
 - E.g., swi_getc() blocks thread and calls to select next one
 - Still, can't forget saving the context!

```
* Software Interrupt (SWI)
__attribute__ ((interrupt ("SWI")))
void isr_software_interrupt(void) {
   void* iptr = read_link_register() - 4;
   uint32_t inst = *(uint32_t*)iptr & 0xFF;
   uint8_t i = 0;
   struct thread_tcb* tcb = thread_get_current();
   thread_save_context(tcb);
   while (swi_types[i++]) {
       if (inst == swi_types[i-1]) {
                                                         void swi_getc(struct thread_tcb* tcb) {
            ((func)swi_functions[i-1])(tcb);
                                                              thread_block_for_char(tcb);
                                                             thread_select();
           tcb = thread_get_current();
           tcb->status = THREAD_STATUS_RUNNING;
           thread_restore_context(tcb);
            return;
   printf_isr("Unknown software interrupt 0x%x detected at address 0x%p.\n", inst, iptr);
```

Assembling the thing

- Quite some asm code no way around it!
 - But part of the fun and challenge :)

```
* Writes a given number of bytes into the standard output.
void interrupt_enable_irq(void) {
                                                             * @param source
                                                             * Qparam size
                                                                                 The number of bytes written
       "and r3, r3, #0xFFFFFF7F \n\t"
                                                             * @return
       "msr CPSR, r3 \n\t"
                                                            __attribute__((section(".lib")))
                                                            size_t write_string(char* source, size_t size) {
                                                                size_t len;
                                                                asm volatile(
                                                                     "mov r7, %[source] \n"
                                                                    "mov r8, %[size] \n"
void interrupt_enable_fiq(void) {
                                                                    "swi 0x10 \n"
                                                                    "mov %[len], r7"
   asm volatile (
                                                                    : [len] "=r" (len)
       "mrs r3, CPSR \n\t"
       "and r3, r3, #0xFFFFFBF \n\t"
                                                                    : [source] "r" (source), [size] "r" (size)
       "msr CPSR, r3 \n\t"
                                                                    : "r7", "r8"
                                                                return len;
                                     * Writes the address of the translation table base to the MMU.
void interrupt_disable_irq(void) {
                                     * @param ptr
   asm volatile (
       "mrs r3, CPSR \n\t"
                                     void cp15_write_translation_table_base(uint32_t* ptr) {
       "orr r3, r3, #0x80 \n\t"
                                         ptr = (uint32_t*) ((uint32_t)ptr & 0xFFFFC000);
                                         asm volatile (
                                              "mov r7, %[ptr] \n"
                                              "mcr p15, 0, r7, c2, c0, 0 \n"
                                             : [ptr] "r" (ptr)
void interrupt_disable_fiq(void) {
   asm volatile (
       "mrs r3, CPSR \n\t"
       "orr r3, r3, #0x40 \n\t"
       "msr CPSR, r3 \n\t"
```

Documentation

```
void cp15_init_domains(void) {
    * MMU accesses are controlled through the use of 16 domains.
    * The 2-bit field value allows domain access as described in the table below.
                           Accesses are checked against the access permission
               Reserved Reserved. Currently behaves like the no access mode
                           Accesses are not checked against the access permission
   asm volatile (
        "mov r1, #1 \n"
        "mcr p15, 0, r1, c3, c0, 0 \n"
```

- (xx) (66)
- 🕨 Good old manual work but important 😧

```
#define DBGUB
                   0xFFFFF200 // Base address
#define DBGU_CR
                   0x0000
#define DBGU_MR
                   0x0004
                                                                                  (RESET VALUE 0x00)
#define DBGU_IER
                   0x0008
#define DBGU_IDR
                   0x000C
#define DBGU_IMR
                   0x0010
                                                                  (READ ONLY)
#define DBGU_SR
                   0x0014
                                                                  (READ ONLY)
#define DBGU RHR
                   0x0018
                                                                  (READ ONLY)
#define DBGU_THR 0x001C
                               // This holds only one value inside the first eight bits, the rest is always empty.
#define DBGU_BRGR 0x0020
                               // Baud Rate Generator Register
                                               Baud Rate Clock
#define DBGU_CIDR 0x0040
                                                                  (READ ONLY)
#define DBGU_EXID 0x0044
                                                                  (READ ONLY)
                               // Adding further specifications for these two registers would add a tremendous
```