We wrote a kernel once ...

... and it was ChaOS

Unleash the ChaOS

- Team effort with three members
 - Tim Scheuermann, Julian Holzwarth, Adrian Herrmann
 - 100% collaborative VS Code Live Share
- Free choice of design, code style, coding practices, ...
- Developed over 14 weeks, 7 milestones
 - 1. Bare metal program (application \rightarrow hardware)
 - 3. Driver with interrupts (application \rightarrow driver \rightarrow hardware)
 - 4. Multithreading (application \rightarrow kernel/driver \rightarrow hardware)
 - 5. Syscalls (application \rightarrow library \rightarrow kernel/driver \rightarrow hardware)
 - 6. Memory protection
 - 7. Virtual memory

Target platform

- taskit Portux MiniPC
- AT91RM9200 SoC
- ARM920T CPU (ARMv4T)
- 16 MiB Flash, 64 MiB RAM
- Serial, Ethernet, USB host/target
- LEDs and 4x16 text display
- U-Boot bootloader in Flash
- Emulated with a patched QEMU





What is an operating system?

- Management & operation of physical resources
- Abstraction of physical with logical resources
- Process management (scheduling, switching)
- Inter-process communication
- Interface for programs

What can ChaOS do?

- Serial driver (DBGU) via MMIO (read/write, interrupts)
- Dynamic kernel memory management
- Processor modes, stacks
 - svc, und, abt, irq, fiq
- Interrupt handlers
 - Undefined Instruction, SWI, Prefetch Abort, Data Abort, IRQ, FIQ
- System timer & scheduling
- Processes/threads, preemptive context switching
- Memory protection, address spaces (MMU)
- User/kernel interface (syscalls, utility library)

Limitations

- No filesystem
 - Everything happens in RAM!
- No dynamic loading of code
 - Everything is statically linked into kernel binary

Project structure

- drivers: device drivers and functions that interact with hardware directly
- sys: OS libraries that are for internal use by the kernel and drivers – hardware-independent
- lib: application libraries, utility functions hardwareindependent



C kernel.c≡ kernel.lds

Kernel entry function

- System initialization
 - Stacks (per CPU mode), serial port, Interrupt Vector Table, interrupts, MMU, thread management, timer
 - CP15: Coprocessor for control of cache, TLB, MMU
- Thread creation: Program code is statically linked!
- Kernel now only runs for interrupts!

```
__attribute__((naked, section(".init")))
void _start() {
    init_stacks();
    // Init the kernel memory management
    // kmem_init((void*) KMEM_START, KMEM_SIZE);
    io_dbgu_init();
    interrupt_enable();
    dbgu_enable();
    printf_isr("DBGU has been enabled.\n");
    dbgu_rxrdy_interrupt_enable();
   printf_isr("DBGU RXRDY Interrupt has been enabled.\n");
    printf_isr("Create Interrupt Vector Table and initialize system.\n");
   init_ivt();
    printf_isr("Initializing Advanced Interrupt Controller.\n");
    aic_enable_system_peripherals();
    printf_isr("Initializing allocation table.\n");
    memmgmt_init_allocation_table();
    printf_isr("Initializing thread management.\n");
    thread_init_management();
    printf_isr("Initializing CP15 domains.\n");
    cp15_init_domains();
    printf_isr("Welcome to ChaOS.\n");
   struct thread_tcb* thread = thread_create(&main, 0, 0, 0);
    if (thread) {
        thread_activate(thread->id);
    timer_init_real_time(32);
    timer_init_periodical(32);
    // Nothing should be executed after this line
    while(1);
```

The idle thread

- If the kernel only runs for interrupts, what to do if there are no threads? → idle thread
- Threads can yield processing time before scheduler kicks in
 - Idle thread does "nothing", for as little time as possible

```
* The main function to be executed by the idle thread.
       __attribute__((section(".lib")))
       void thread_idle_text(void) {
           // The idle thread makes a repeated SWI_THREAD_YIELD call to
           // ensure it only runs when there is no other thread to yield to.
 42
           while(1) {
               asm volatile(
                    "swi 0x20"
 47
#define SWI_STR_WRITE
                           0x10
                                        void swi_thread_yield(struct thread_tcb* tcb) {
#define SWI_STR_READ
                           0x11
                                           UNUSED(tcb);
#define SWI_STR_READ_FLUSH
                           0x12
                                           thread_select();
#define SWI_GETC
                           0x1A
#define SWI_THREAD_YIELD
                           0x20
#define SWI_THREAD_EXIT
                           0x21
#define SWI_THREAD_CREATE
                           0x22
#define SWI_THREAD_SLEEP
                           0x23
#define SWI_MEM_MAP
                            0x30
```

Thread switching

- Part of normal IRQ service routine
- Detect if IRQ came from system timer
 - Therefore, preemptive multitasking
- If so, call thread switching routine

```
/**
133
       * Interrupt Request (IRQ)
134
135
      __attribute__ ((interrupt ("IRQ")))
136
      void isr_interrupt_request(void) {
137
          char c;
          struct thread_tcb* thread;
139
141
          // Interrupt from the Period Interval Timer
          if (timer_read_PIT_status()) {
142
              thread_unblock_for_timer();
143
              thread_switch();
144
              return;
146
147
```

Thread switching

- Every thread gets a time slot (roundrobin)
- Save thread context in Thread Control Block
- Restore context of next thread

```
* Switches the running thread.
294
295
       * Use only in the IRQ Interrupt Service Routine!
      __attribute__((always_inline))
      inline void thread_switch(void) {
          // Check that there is a thread currently running
          if (thread_tcb_list[thread_sched_cur_idx].status == THREAD_STATUS_RUNNING) {
              // Do not switch if the thread has not worked through its time slot yet
              if (thread_switch_counter++ < THREAD_ROUND_ROBIN_TIME_SLOT) {</pre>
                  return;
              thread_switch_counter = 0;
306
              // Save the current thread's context and set its status
              thread_save_context(&thread_tcb_list[thread_sched_cur_idx]);
              thread_tcb_list[thread_sched_cur_idx].status = THREAD_STATUS_READY;
311
312
          thread_select();
313
          thread_restore_context(&thread_tcb_list[thread_sched_cur_idx]);
316
          thread_tcb_list[thread_sched_cur_idx].status = THREAD_STATUS_RUNNING;
317
```

Thread context saving

- Some registers automatically pushed on the thread's stack by CPU when IRQ
- Others plainly available or shadowed (r13-14)
- Saving frame pointer essential
 - Lots of inline code for thread switching to not mess with fp

```
126
       * Saves the context of the last running thread into its TCB.
129
       * @param tcb
                                   A pointer to the thread's TCB
       __attribute__((always_inline)
      inline void thread_save_context(struct thread_tcb* tcb) {
          uint32_t* ptr;
          uint8_t i;
          uint32_t* b;
137
          uint32_t s;
139
          ptr = thread_get_fp() - 6;
          for (i = 0; i < 4; i++) { // r0-r3}
               tcb->r[i] = ptr[i];
          tcb->r[11] = ptr[4]; // fp r11
          tcb->r[12] = ptr[5]; // ip r12
          tcb->r[15] = ptr[6]; // pc r15
          b = \&tcb->r[4];
          asm volatile ( // r4-r10
               "stm %[rs], {r4-r10} \n\t"
               : [rs] "=r" (b)
          );
          b = \&tcb->r[13];
          asm volatile ( // r13-r14_
               "stm %[rs], {r13-r14}^ \n\t"
               : [rs] "=r" (b)
          );
          s = tcb->r[THREAD_REG_CPSR];
               "mrs %[rs], SPSR \n\t"
               : [rs] "=r" (s)
          );
```

Software interrupt handler

- Run desired swi function within software interrupt handler
- Thread selection outside scheduling!
 - E.g., swi_getc() blocks thread and calls to select next one
 - Don't forget to save the context

```
17
                                                                #define SWI_STR_WRITE
                                                                                            0x10
                                                                #define SWI_STR_READ
                                                                                            0x11
      * Software Interrupt (SWI)
                                                                #define SWI_STR_READ_FLUSH
                                                                                            0x12
                                                                #define SWI GETC
                                                                                            0x1A
     __attribute__ ((interrupt ("SWI")))
     void isr_software_interrupt(void) {
                                                                #define SWI_THREAD_YIELD
                                                                                            0x20
                                                                #define SWI_THREAD_EXIT
                                                                                            0x21
         void* iptr = read_link_register() - 4;
                                                                #define SWI_THREAD_CREATE
                                                                                            0x22
         uint32_t inst = *(uint32_t*)iptr & 0xFF;
                                                                #define SWI_THREAD_SLEEP
                                                                                            0x23
         uint8_t i = 0;
                                                                #define SWI MEM MAP
                                                                                            0x30
         struct thread_tcb* tcb = thread_get_current();
         thread_save_context(tcb);
         while (swi_types[i++]) {
             if (inst == swi_types[i-1]) {
                                                             void swi_getc(struct thread_tcb* tcb) {
                 ((func)swi_functions[i-1])(tcb);
                                                                 thread_block_for_char(tcb);
                                                                thread_select();
                 tcb = thread_get_current();
82
                 tcb->status = THREAD_STATUS_RUNNING;
                 thread_restore_context(tcb);
                 return;
         printf_isr("Unknown software interrupt 0x%x detected at address 0x%p.\n", inst, iptr);
```

Assembling the thing

- Quite some asm code
 - Part of the fun and challenge

```
void interrupt_enable_irq(void) {
                                                                              Pointer to the buffer to write bytes from
                                                         * @param source
                                                         * @param size
                                                                              The number of bytes to write
   asm volatile (
       "mrs r3, CPSR \n\t"
       "and r3, r3, #0xFFFFFF7F \n\t"
                                                                              The number of bytes written
       "msr CPSR, r3 \n\t"
                                                         __attribute__((section(".lib")))
                                                        size_t write_string(char* source, size_t size) {
                                                            size_t len;
                                                            asm volatile(
* Enables the FIQ signal.
                                                                 "mov r7, %[source] \n"
                                                                 "mov r8, %[size] \n"
void interrupt_enable_fiq(void) {
                                                                 "swi 0x10 \n"
                                                                 "mov %[len], r7"
                                                                 : [len] "=r" (len)
       "mrs r3, CPSR \n\t"
       "and r3, r3, #0xFFFFFFBF \n\t"
                                                                 : [source] "r" (source), [size] "r" (size)
                                                                 : "r7", "r8"
                                                            return len;
void interrupt_disable_irg(void) {
                                      * @param ptr
                                                           The address of the TTB
   asm volatile (
       "mrs r3, CPSR \n\t"
       "orr r3, r3, #0x80 \n\t"
                                     void cp15_write_translation_table_base(uint32_t* ptr) {
       "msr CPSR, r3 \n\t"
                                         ptr = (uint32_t*) ((uint32_t)ptr & 0xFFFFC000);
                                         asm volatile (
                                              "mov r7, %[ptr] \n"
                                              "mcr p15, 0, r7, c2, c0, 0 \n"
* Disables the FIQ signal.
                                              : [ptr] "r" (ptr)
void interrupt_disable_fiq(void) {
                                              : "r7"
       "mrs r3, CPSR \n\t"
       "orr r3, r3, #0x40 \n\t"
       "msr CPSR, r3 \n\t"
```

Documentation

```
* Initializes the Domain Access Control Register.
void cp15_init_domains(void) {
    * The CP 15 Register 3, or Domain Access Control Register, defines the domain's access
    * MMU accesses are controlled through the use of 16 domains.
    * Each field of register 3 is associated with one domain.
    * The 2-bit field value allows domain access as described in the table below.
               No access Any access generates a domain fault
    * 00
                           Accesses are checked against the access permission
                           bits in the section or page descriptor
                           Reserved. Currently behaves like the no access mode
                           Accesses are not checked against the access permission
                           bits so a permission fault cannot be generated
   // Currently we are not interested in a case where we wouldn't want to check accesses
   // against the access permission, so we define one single domain where this is the case.
   asm volatile (
       "mov r1, #1 \n"
       "mcr p15, 0, r1, c3, c0, 0 \n"
```

Thorough manual work – no shortcuts, no Al

```
#define DBGUB
                   0xFFFFF200 // Base address
#define DBGU_CR
                   0x0000
#define DBGU_MR
                   0x0004
                               // Mode Register
                                                                                  (RESET VALUE 0x00)
#define DBGU_IER
                   0x0008
                               // Interrupt Enable Register
                                                                  (WRITE ONLY)
#define DBGU_IDR
                   0x000C
#define DBGU_IMR
                   0x0010
                                                                  (READ ONLY)
                                                                                  (RESET VALUE 0x00)
#define DBGU_SR
                   0x0014
                                                                   (READ ONLY)
                               // Receive Holding Register
                                                                  (READ ONLY)
#define DBGU_RHR
                   0x0018
                                                                                  (RESET VALUE 0x00)
                               // This holds only one value inside the first eight bits, the rest is always empty.
                               // RXCHR: Received Character
                               // for this register.
                               // Transmit Holding Register
#define DBGU_THR 0x001C
                                                                  (WRITE ONLY)
                               // This holds only one value inside the first eight bits, the rest is always empty.
                               // TXCHR: Character to be Transmitted
                               // Next character to be transmitted after the current character if TXRDY is not set.
                               // Baud Rate Generator Register
                                                                  (READ/WRITE) (RESET VALUE 0x00)
#define DBGU_BRGR 0x0020
                               // This holds only one value inside the first 16 bits, the rest is always empty.
                               // CD: Clock Divisor
                                              Baud Rate Clock
                               // We just need to address two bytes beginning in DBGU_BRGR and don't need any defines
// Reserved memory space from 0x0024 - 0x003C
                                                                   (READ ONLY)
#define DBGU_CIDR 0x0040
                               // Chip ID Register
#define DBGU_EXID 0x0044
                               // Chip ID Extension Register
                                                                  (READ ONLY)
                               // Adding further specifications for these two registers would add a tremendous
                               // overhead to this file for something that is most definitely not going to be
```

