

# Semiconductor Package Simulations: Assembly, Test, & Reliability

February 16, 2001

Steven Groothuis

Micron Technology, Inc.

Assembly Department





#### **Outline**

- Background
- ANSYS/Mechanical
  - Semiconductor package stresses (Linear)
  - Solder joint fatigue & reliability (Nonlinear)
- ANSYS/Thermal
  - Thermal resistance modeling (Steady-State)
  - Assembly equipment & processes (Transient)
- ANSYS/LS-DYNA
  - Assembly process simulations (Impact Modeling)
- Conclusions



February, 01

2




## Background

- Packaging and assembly of semiconductor devices involves most areas of mechanics and physics.
- Performance and reliability are essential for market acceptance.
- Standard test and simulation methods are developing for thermal performance through JEDEC (Joint Electron Device Engrg. Council)
- SEMI and ASTM standards are available for mechanical characterization.





## Package Configurations




Micron Technology, Inc.






## Module Package Technology





TSOP on DIMM





FBGA on SODIMM





Flip Chip on Module

Micron Technology, Inc.











February, 01 6

Warpage



## Packaging Material Theory

TOPIC	METROLOGY	MATERIAL PROPERTIES	MODELING	FAILURE CRITERIA
Bulk Stress	Strain Gauge Test Structures Moiré Interferometry	Modulus, Coef. Thermal Expansion, Poisson's Ratio (T)	Thermoelasticity (stress & strain)	Strength of Materials (UTS or elongation at break)
Fatigue	Measure S-N Curves (crack growth - da/dN)	Ductility Factors, Viscoplasticity, & Creep parameters	Material Nonlinearities	Modified Coffin- Manson equation
Moisture Effects	Measure moisture distribution and kinetics	Diffusion & Solubility Coef. (%RH, T)	Model moisture diffusion	Hydrostatic pressure and hydrolysis effect
Residual Stress	Residual stress measurements (warpage)	Relaxation Modulus (t,T)	Viscoelasticity	Available for superposition with other calculated stresses
Adhesion	Measurement of interfacial fracture energy	Energy factors - G <sub>c</sub> & γ <sub>c</sub>	Fundamental models	G <sub>I, II</sub> vs. G <sub>c</sub>
Scaling Effects	Mechanical testing of film specimens (in-situ techniques)	Material properties (e.g., modulus as function of size)	Micromechanical effects	To be defined








#### **Mechanical Simulation**

Temperature-Dependent Stress
Nonlinear Solder Fatigue & Reliability






# Thermomechanical Stress Model












February, 01

10




## Solder Joint Reliability







#### Generalized Strain Models




Courtesy: Bret Zahn, ChipPac, Inc.





### SJR Life Prediction Method










#### Advanced FEA

#### Advanced FEA

 Fracture Mechanics: assuming a pre-existing crack or delaminated interface, use displacement to calculated the strain energy release rate for crack growth











#### **Thermal Simulations**

Thermal Resistance Modeling
Assembly Equipment & Process
Simulation





#### CONTROL MACRO

Thermal Model
Construction

Boundary Conditions
Convection, Fixed Temp.,
and Heat Flux

Results Evaluation

Theta and Psi Calculations

Die Parameters

Die size Power dissipation Top Cold Plate
Theta JC

**Velocity Dependence** 

Theta JA & Psi-JT

Package Parameters

Package size
Array configuration
(e.g., 4RR)

Ring Cold Plate
Theta JB

Fixed Conditions
Theta JB & JC

**PWB Parameters** 

Layer configuration (1S0P, 2S0P, 2S2P)

**Forced Convection** 

Theta JMA Psi JT


**Free Convection** 

Theta JA Psi JT






### All-Hexahedral Mesh








#### **ANSYS Solid Model**







## Solder Ball Array






February, 01

19




## Test Board Traces & Planes








#### Free Convection








### **Automated Simulation**







## Complex Solid Model








### **Convection Coefficients**

Location	JEDEC 2-Layer Test Board (Isothermal)	JEDEC 4-Layer Test Board (Isoflux)	
Free Convection     Top of Package     Top of PCB	$\overline{h}_{up} = 1.336 \cdot \left( \frac{T_{s} - T_{\infty}}{\frac{area}{2 \cdot perimeter}} \right)^{0.25}$	$\overline{h}_{up} = 0.551 \cdot \left( \frac{q^{0.185}}{\left( \frac{area}{2 \cdot perimeter} \right)^{0.260}} \right)$	
Free Convection  • Bottom of PCB	$\overline{h}_{down} = 0.668 \cdot \left( \frac{T_{s} - T_{\infty}}{\frac{area}{2 \cdot perimeter}} \right)^{0.25}$	$\overline{h}_{down} = 0.520 \cdot \left( \frac{q^{0.166}}{\left( \frac{area}{2 \cdot perimeter} \right)^{0.336}} \right)$	
Forced Convection  • All Horizontal Surfaces	$h_{forced} = 5.2$	$289 \cdot \left(\frac{v}{L}\right)^{0.5}$	
<ul><li>Radiation</li><li>All Horizontal Surfaces</li></ul>	$h_{radiation} = \varepsilon_{package(PWB)} \cdot \sigma \cdot (T_S + T_{\infty}) \cdot (T_S^2 + T_{\infty}^2)$		






# Cadence Layout








## All Volumes Imported






Cadence APD to ALINKS (SAT) to ANSYS (SAT Import)






## **Chip and Conductors**







## Preheating Warpage







## Impact-Related Simulation

Molded Gate Punch Simulation






#### **Punch Simulation**

- Achieve simulation of die punching through semi-ductile mold compound (<2% strain at break) using eroding boundary conditions.
- Evaluate effects of die punching of various molded gate shapes
- Determine velocity effects on "cleanliness" of fracture






#### Solid Model/Mesh








#### **Typical Mold Compound**





### **Crack Initiation**








## Complete Break






34













#### **Advanced Simulation**

- Application to Silicon Wafer Level Simulation
  - Thin film effects vs. bulk effects
  - Coupled-field analyses (e.g., Joule heating)
- Integrated Tools
  - Linking mold flow to mechanical simulations
  - Scaling chip to system performance and vice versa
- Process Equipment Simulation
  - Chemical kinetics, high-speed thermal transport, and part-to-equipment interactions (e.q., sliding contacting).

February, 01

36



## Wafer Fab Applications




FIG. 6 (top). A contour plot showing the temperature distribution due to Joule heating under  $J=10^6$  A/cm<sup>2</sup> and the substrate T=250°C (523 K). The depletion length is 0.42  $\mu$ m and the consequent  $\Delta$ R is 9.4  $\Omega$ .

Thermoelectric Simulation Wafer Level Metallization & Vias





FIG. 7 (right). A contour plot showing the temperature distribution in 5-level interconnects due to Joule heating under  $J=10^6$  A/cm<sup>2</sup> and the substrate  $T=250^{\circ}$ C (523 K).

Courtesy: S.Kang, Lucent Technologies, Inc.





#### Wafer Process Simulation





#### Conclusions

- ANSYS simulations have <u>wide application</u> among semiconductor manufacturing and reliability testing processes.
- <u>Automation</u> of solid model, meshing, and postprocessing is one key to productivity.
- Simulating <u>coupled-field effects</u> requires some materials, mechanics, and physics expertise to produce reasonable results.
- <u>Exchange</u> of non-proprietary APDL routines can provide some of the needed productivity gains.

