


Warpage



Fatigue

Semiconductor Package Simulations: Assembly, Test, & Reliability

February 16, 2001

Steven Groothuis
Micron Technology, Inc.
Assembly Department





Outline

- ▶ Background
- ▶ ANSYS/Mechanical
 - Semiconductor package stresses (Linear)
 - Solder joint fatigue & reliability (Nonlinear)
- ▶ ANSYS/Thermal
 - Thermal resistance modeling (Steady-State)
 - Assembly equipment & processes (Transient)
- ▶ ANSYS/LS-DYNA
 - Assembly process simulations (Impact Modeling)
- ▶ Conclusions






Background

- ▶ Packaging and assembly of semiconductor devices involves most areas of mechanics and physics.
- ▶ Performance and reliability are essential for market acceptance.
- ▶ Standard test and simulation methods are developing for thermal performance through JEDEC (Joint Electron Device Engrg. Council)
- ▶ SEMI and ASTM standards are available for mechanical characterization.




Package Configurations




Micron Technology, Inc.




Module Package Technology



TSOP on DIMM



FBGA on SODIMM





Flip Chip on Module



Micron Technology, Inc.



Process Simulation



Performance Simulation






Packaging Material Theory

TOPIC	METROLOGY	MATERIAL PROPERTIES	MODELING	FAILURE CRITERIA
Bulk Stress	Strain Gauge Test Structures Moiré Interferometry	Modulus, Coef. Thermal Expansion, Poisson's Ratio (T)	Thermoelasticity (stress & strain)	Strength of Materials (UTS or elongation at break)
Fatigue	Measure S-N Curves (crack growth - da/dN)	Ductility Factors, Viscoplasticity, & Creep parameters	Material Nonlinearities	Modified Coffin- Manson equation
Moisture Effects	Measure moisture distribution and kinetics	Diffusion & Solubility Coef. (%RH, T)	Model moisture diffusion	Hydrostatic pressure and hydrolysis effect
Residual Stress	Residual stress measurements (warpage)	Relaxation Modulus (t,T)	Viscoelasticity	Available for superposition with other calculated stresses
Adhesion	Measurement of interfacial fracture energy	Energy factors - G_c & γ_c	Fundamental models	$G_{I, II}$ vs. G_c
Scaling Effects	Mechanical testing of film specimens (in-situ techniques)	Material properties (e.g., modulus as function of size)	Micromechanical effects	To be defined

Increasing
Simulation
Complexity






Mechanical Simulation

Temperature-Dependent Stress
Nonlinear Solder Fatigue & Reliability




Thermomechanical Stress Model









**Post Chip Apply Deformed Shape
(most warp is along chip centerline)**





Solder Joint Reliability



Darveaux's


$$N = C_1 \Delta W_{ave}^{C_2}$$

$$\frac{da}{dN} = C_3 \Delta W_{ave}^{C_4}$$

$$\alpha = N + \frac{a}{da/dN}$$




Generalized Strain Models



Courtesy: Bret Zahn, ChipPac, Inc.



SJR Life Prediction Method








Advanced FEA

► Advanced FEA

- Fracture Mechanics: assuming a pre-existing crack or delaminated interface, use displacement to calculate the strain energy release rate for crack growth



Courtesy: Metin Ozen, MCR Associates




Courtesy: E.E. Hua, IME Singapore




Thermal Simulations

Thermal Resistance Modeling
Assembly Equipment & Process
Simulation






All-Hexahedral Mesh






ANSYS Solid Model






Solder Ball Array






Test Board Traces & Planes






Free Convection






Automated Simulation




ANSYS's select logic allows
for intelligent solid models,
meshing, and loading
conditions








Complex Solid Model



ANSYS's APDL permits
geometry duplication



ANSYS's Coupling
constraints allow tying
together dissimilar meshes






Convection Coefficients

Location	JEDEC 2-Layer Test Board (Isothermal)	JEDEC 4-Layer Test Board (Isoflux)
Free Convection <ul style="list-style-type: none"> Top of Package Top of PCB 	$\bar{h}_{up} = 1.336 \cdot \left(\frac{T_s - T_\infty}{\left(\frac{area}{2 \cdot perimeter} \right)} \right)^{0.25}$	$\bar{h}_{up} = 0.551 \cdot \left(\frac{q^{0.185}}{\left(\frac{area}{2 \cdot perimeter} \right)^{0.260}} \right)$
Free Convection <ul style="list-style-type: none"> Bottom of PCB 	$\bar{h}_{down} = 0.668 \cdot \left(\frac{T_s - T_\infty}{\left(\frac{area}{2 \cdot perimeter} \right)} \right)^{0.25}$	$\bar{h}_{down} = 0.520 \cdot \left(\frac{q^{0.166}}{\left(\frac{area}{2 \cdot perimeter} \right)^{0.336}} \right)$
Forced Convection <ul style="list-style-type: none"> All Horizontal Surfaces 	$h_{forced} = 5.289 \cdot \left(\frac{v}{L} \right)^{0.5}$	
Radiation <ul style="list-style-type: none"> All Horizontal Surfaces 	$h_{radiation} = \epsilon_{package(PWB)} \cdot \sigma \cdot (T_s + T_\infty) \cdot (T_s^2 + T_\infty^2)$	





Cadence Layout







All Volumes Imported



Cadence APD to ALINKS (SAT) to ANSYS (SAT Import)




Chip and Conductors






Preheating Warpage



Min temp. = 41C

- Temperature profile after 10 seconds on preheater



- Warpage profile after 10 seconds on preheater (strip warpage is 29 microns)



Impact-Related Simulation

Molded Gate Punch Simulation




Punch Simulation

- ▶ Achieve simulation of die punching through semi-ductile mold compound (<2% strain at break) using eroding boundary conditions.
- ▶ Evaluate effects of die punching of various molded gate shapes
- ▶ Determine velocity effects on “cleanliness” of fracture




Solid Model/Mesh






Typical Mold Compound







Crack Initiation





Complete Break







Advanced Simulation

- ▶ Application to Silicon Wafer Level Simulation
 - Thin film effects vs. bulk effects
 - Coupled-field analyses (e.g., Joule heating)
- ▶ Integrated Tools
 - Linking mold flow to mechanical simulations
 - Scaling chip to system performance and vice versa
- ▶ Process Equipment Simulation
 - Chemical kinetics, high-speed thermal transport, and part-to-equipment interactions (e.g., sliding contacting).



Wafer Fab Applications




FIG. 6 (top). A contour plot showing the temperature distribution due to Joule heating under $J=10^6$ A/cm² and the substrate $T=250^\circ\text{C}$ (523 K). The depletion length is $0.42\text{ }\mu\text{m}$ and the consequent ΔR is $9.4\text{ }\Omega$.

Thermoelectric Simulation
Wafer Level Metallization & Vias





FIG. 7 (right). A contour plot showing the temperature distribution in 5-level interconnects due to Joule heating under $J=10^6$ A/cm² and the substrate $T=250^\circ\text{C}$ (523 K).

Courtesy: S.Kang, Lucent Technologies, Inc.



Wafer Process Simulation



Courtesy: PADT, Incorporated

*Fluid Flow
in CVD
Chamber*





Conclusions

- ▶ ANSYS simulations have wide application among semiconductor manufacturing and reliability testing processes.
- ▶ Automation of solid model, meshing, and post-processing is one key to productivity.
- ▶ Simulating coupled-field effects requires some materials, mechanics, and physics expertise to produce reasonable results.
- ▶ Exchange of non-proprietary APDL routines can provide some of the needed productivity gains.