Skip to content

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

License

Notifications You must be signed in to change notification settings

Ah-Bo/open-fpga-verilog-tutorial

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 

Repository files navigation

Digital Design for FPGAs, with free tools

Learn to design synthesizable digital systems in FPGAs using ONLY free tools #verilog #icestorm #lattice #Linux

Wiki tutorial

About

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 49.6%
  • Makefile 20.7%
  • SystemVerilog 18.2%
  • Coq 5.7%
  • Python 5.4%
  • Assembly 0.4%