

(Computer Arch)

- 1) $\#100;$ \leftarrow unit = nano-second (timescale ns)
- 2) $\$dumpfile \leftarrow$ use to create a file that contains dumped waveform.
- 3) $\$dumpvars \leftarrow$ use to define scope of dump.
- 4) $\$dump.vcd \leftarrow$ here "vcd" value change dump
 \swarrow It's an ASCII based format for dumpfile generated by EDA logic simulation tools.
- 5) $\$finish \leftarrow$ is a verilog system task that tells the simulator to terminate current simulation.
- 6) $\$random \leftarrow$ function call returns a 32-bit random num each time it's called.
- 7) $\text{always } @^* (\text{posedge clk}) \leftarrow$ is key to flip-flop generation
- 8) $\text{always } @^* \leftarrow$ blocks are used to describe events that should happen under certain conditions. It follows by a set of parentheses, a begin some code, then an end.
- 9) $@(\text{posedge clk}) \leftarrow$ always at the positive edge of the clock.
- 10) $\text{reg} \leftarrow$ is a verilog data type that can be synthesized into either sequential/combinational logic depending on how you code it.
- 11) $\text{wire} \leftarrow$ elements are simple wires (arbitrary width) in verilog design.