


2022

Describe the shared memory model of SIMD architecture.

Ans: SIMD (Single Instruction Multiple Data Stream) machines built using shared memory are suited to applications that require frequent exchange of data where one processor acts as the consumer of this data. Each processor executes the same task in sync with the other processors.

2. What is locality of reference?

Ans: Locality of reference refers to a phenomenon in which a computer program tends to access same set of memory locations frequently for a particular time period. It refers to the tendency of accessing instructions whose addresses are near one another. It is mainly exhibited by loops and sub-routine calls in a program.



mainly used to encode and decode the representation of subnormal numbers.

3. What is a biased exponent?

Ans: In floating-point arithmetic, a biased exponent is the result of adding some constant (called bias) to the exponent chosen to make the range of the exponent non-negative. They are particularly useful when encoding and decoding the floating-point representation of subnormal numbers.

Ady 11

Shilpa Paul
Roll-71, year-2nd, Dep-cse, Sem-4th

What is Vector processor and write in application? Explain different types of Vector processor instruction. classify the Vector processor architecture and give brief explanation. What are the different method of Vector processor.

Ans: A Vector processor is a processing unit (CPU) that implements an instruction set where its instruction are designed to operate efficiently and effectively on large one-dimensional array of data called Vectors. So, it is also known as array processor.

Application:

- (i) Data analysis
- (ii) Weather forecasting
- (iii) Aerodynamics
- (iv) Medical Diagnosis
- (v) Space flight simulation

Types of Vector instruction:

• Vector-Vector instruction: One or two Vector operands are fetched from same Vector processor. These instructions are defined by mapping -

$$f_1: V_i \rightarrow V_j$$

$$f_2: V_j \times V_k \rightarrow V_i$$

• Vector-Scalar instruction: Vector scalar instruction corresponding to mapping.

$$f_3: S \times V_i \rightarrow V_j$$


obtained by eqn 2N
(2x16=32)

- Vector-memory instruction: This lead to Vector load on Vector store step by step memory (M) register on Vector (V) register.

$f_4: M \rightarrow V$ Vector load

$f_5: V \rightarrow M$ Vector store.

Vector processor Architecture:



Functional units of a Vector computer are as follows—


- TPU
- Vector registers
- Scalar registers
- Scalar processor
- Vector processor
- Vector access controller

So, as it's followed by its classification—


- Register to Register Architecture
- Memory to Memory architecture.

- Single Instruction Multiple Data Stream (SIMD)

In SIMD architecture, ~~multiple data streams~~ one instruction acts on the further instructed multiple Data Streams.



Multiple Instruction Multiple Data stream (MIMD)



In MIMD architecture multiple instructions act on different data streams.

Name - Shilpa Paul
Sub - Computer Architecture
Dep - CSE

Roll - 21, year - 2nd
Sem - 4th

All about Data-hazard :

Introduction : To start the above discussion about "Data-hazard" at first need to learn what is hazard?

A hazard is any source of potential damage, harm or adverse health effects on something. But in the computer architecture, hazards are problems with the instruction pipeline in CPU when the next instruction cannot execute in the following clock cycle and can potentially lead to incorrect computation result.

Definition : Data hazard occurs when instruction that exhibit data dependence modify data in different stages of a pipeline. Ignoring potential data-hazard can result in conditions (also termed as hazards)

Types of that : There are 3 situation in which a data-hazard can occur →

- (1) RAW (read-after-write) [a true-dependency]
- (2) WAR (write-after-read)
[an anti dependency]
- (3) WAW (write-after-write)
[an output dependency]
- (4) RAR (read-after-read)
[It's not an hazard case]

Explanations : Now, we can discuss about various types of hazards.

(i) RAW : A read after write data-hazard (RAW) refers to a result that has not yet been calculated or retrieved. This can occur because even though an instruction is executed after a prior instruction, the prior instruction has been processed only partly through the pipeline.

of eqn 2N
(2x16=32)

Aditya Bhattacharjee
CSE 05

- 1) Consider a 64 PE in ILLIAC determine the minimum number of data routing states needed to perform the following inter PE data transfer.

PE i to PE $(i+k) \bmod 64$ where $0 \leq i \leq 63$, $0 \leq k \leq 63$

- 2) Explain the recirculating networks associated with SIMD computers

Answer

- 1) Routing information for ILLIAC-4 through 4 eqns.

$$\begin{aligned} R_{+1}(i) &= (i+1) \bmod N \\ R_{-1}(i) &= (i-1) \bmod N \\ R_{+r}(i) &= (i+r) \bmod N \\ R_{-r}(i) &= (i-r) \bmod N \end{aligned}$$

Since there are 64 processing elements.

we will get 64×4 ^{data} routing states

\therefore 256 data routing states are obtained

In 16 bit,

through the routing eqn 64 ~~eq~~ states are received which the max^m no. of data routing states.

Min^m number is 32.

$$\therefore N = 16$$

$$r = 4$$

$$64 \Rightarrow 4N \text{ data}$$

\therefore min^m no. of routing states is obtained by eqn $2N$
($2 \times 16 = 32$)

27/4/22

N/A - 23

gh

\therefore For 64 processing elts $[N=64]$

min^m no of data routing states is $2N = 2 \times 64$
 $= 128$.

nl

2)

Hardware implementation of ILLAC-IV, Cube network and Barrel Shifter are analysed.

(single stage)
Recirculating network multistage networks of combinational logic and pipelined multistage networks is analysed. An expanded control structure for recirculating structure is introduced. It allows each processor to select its interconnection function independently of the other processors. A multistage shuffle exchange network is presented. This network allows at each stage a ~~shuffle~~ shuffle followed by an exchange. Finally these networks are examined for this behaviour in partitionable SIMD machines.

Barrel shift network are also known as $\pm 2^i$ networks (PM2.2)

For eg: If n of PEs is $N = b^m$ then $m \geq 4$ & $r \geq 4$
The ILLAC-IV network has 32 direct links & the barrel shift has 58 direct links

Computer Architecture Exam

Q. Explain the following terminologies in association with SIMD computers.

a) Routing functions for ILIAC network.

b) Cube routing function.

(4x2)

c) Barrel shifting function.

d) Shuffle - exchange function.

Q. Calculate the min. number of routing steps from any PE_i to any other PE_{i+k} for the arbitrary distance $1 \leq k \leq 255$. Indicate the upper bound or min. routing steps required in barrel shift network. (2)

Q. Draw the multi-stage omega network where $N=16$. (5).

— X —

1) a) The routing functions used in the ILIAC network are,

$$R_{+1}(i) = (i+1) \text{ MOD } N.$$

$$R_{-1}(i) = (i-1) \text{ MOD } N.$$


$$R_{+r}(i) = (i+r) \text{ MOD } N.$$

$$R_{-r}(i) = (i-r) \text{ MOD } N.$$

$$\text{where } r = \sqrt{N}.$$

and $N = \text{number of PEs} =$

$$0 \leq i \leq N-1.$$




b) The routing function used in cube network is, $C_i = (a_{n-1} \dots \bar{a}_i, a_{i-1} \dots a_1 a_0)$ $n = \log_2 N$.

The Output stage denoted by $OS(t_{n-1} \dots t_i t_{i-1} \dots t_1 t_0)$ $0 \leq i \leq n-1$.

The Input stage denoted by $IS(t_{n-1} \dots \bar{t}_i t_{i-1} \dots t_1 t_0)$ $0 \leq i \leq n-1$.

For $N=8$, $n = \log_2 8 = 3$. So we consider only 3-bit numbers.



The routing functions used in Barrell shift is

$$B_{+i}(j) = (j + 2^i) \text{ MOD } N, \quad 0 \leq i \leq n-1, \quad n = \log_2 N.$$

$$B_{-i}(j) = (j - 2^i) \text{ MOD } N, \quad 0 \leq i \leq n-1.$$

$$E_A = a_{n-1} \dots a_i \dots a_1 a_0$$

shuffle function,

$$s(PEA) = a_{n-2} \dots a_i \dots a_1 a_0 a_{n-1}$$

The exchange function,


$$E(PEA) = a_{n-1} \dots a_i \dots a_0$$

$$n = \log_2 N.$$

#N \rightarrow number of PEs

We see that $E(PEA) = C_0(PEA)$

\downarrow
cube routing function for $i=0$.



The exchange functions are denoted by (\leftrightarrow) .

and shuffle functions are denoted by $(\cdots\cdots)$.

Shuffle

Exchange

$$0 \rightarrow 0$$

$$0 \rightarrow 1$$

$$1 \rightarrow 2$$

$$1 \rightarrow 0$$

$$2 \rightarrow 4$$

$$2 \rightarrow 3$$

$$3 \rightarrow 6$$

$$3 \rightarrow 2$$

$$4 \rightarrow 1$$

$$4 \rightarrow 5$$

$$5 \rightarrow 3$$

$$5 \rightarrow 4$$

$$6 \rightarrow 5$$

$$6 \rightarrow 7$$

$$7 \rightarrow 7$$

$$7 \rightarrow 6$$

The minimum number of routing steps to

upper bounded by $B \leq \frac{\log_2 N}{2}$.

~~minimum number of routing steps from any~~
~~PE_i to any other PE_{i+k} where $1 \leq k \leq 255$ is~~


~~$\log_2 256 = \frac{8}{2} = 4$~~

3) For $N=16$, the multi-stage omega network is:

$S = a_{n-2} \dots a_i \dots a_1 a_0 a_{n-1}$ $n = \log_2 N = 4$
 $E = a_{n-1} \dots a_i \dots a_1 a_0$

	<u>Shuffle</u>	<u>Exchange</u>
0 →	0	1
1 →	2	0
2 →	4	3
3 →	6	2
4 →	8	5
5 →	10	4
6 →	12	7
7 →	14	6
8 →	10 1	9
9 →	3	8
10 →	5	11
11 →	7	10
12 →	9	13
13 →	11	12
14 →	13	15
15 →	15	14

next
4.



- Q1) a) How do you calculate optimal performance/cost ratio for a pipelined architecture?
b) How to attain the maximum throughput of a pipelined architecture?
2) Describe the shared memory model of a SIMD architecture.

Ans

- 1a) The cost of a pipeline can be estimated by $C + 2 \times k$ where
 C is the cost of the logic stages, k is the cost of the latches in a single stage, and k is the number of stages.
- b) Maximum throughput can be obtained:
→ Reducing clock cycles per instruction by introducing new hardware.
→ Increasing clock time by reducing propagation delays.
→ Introducing faster circuits.
- 2) SIMD represents single instruction multiple data streams. The SIMD model of parallel computing includes two parts such as a front-end computer of the usual von Neumann style, and processor array.
- The processor array is a collection of identical synchronized processing elements adequate for simultaneously implementing the same operation on various data. Each processor in the array has a small amount of local memory where the distributed data resides while it is being processed in parallel.
- The processor array is linked to the memory bus of the front end so that the front end can randomly create the local processor memories as if it were another memory.

1. What is data flow computer? Differentiate between data flow computer and control flow computer?

Ans: In computing, dataflow is a broad concept, which has various meanings depending on the application and context. Dataflow architectures have no program counter, in concept. The executability and execution of instructions is solely determined based on the availability of input arguments to the instructions, so that the order of execution is unpredictable i.e. behaviour is non-deterministic.

The key differences between data flow computer and control flow computer are as follows:-

Data Flow Computer

Control Flow Computer

- | | |
|--|---|
| <ul style="list-style-type: none"> (i) Unlink control flow, multiple components can process data at the same time. (ii) Task Smallest unit of the data flow is a component. (iii) Data is moved and manipulated through transformations. (iv) Data is passed between each component in data flow. | <ul style="list-style-type: none"> (i) Precedence constraints control the project flow based on task completion, success or failure. (ii) Smallest unit of the control flow is a task. (iii) Control flow does not move data from task to task. (iv) Tasks are run in series if connected with precedence or in parallel. |
|--|---|

2. Explain the differences between BFS and DFS.
Ans: BFS

(i) It stands for breadth first

2. What are the problems with data flow computers in implementation?

Ans: The problems with data flow computers are as follows:-

(i) Batch Sequential: It has high latency because each batch must be completed to reach to the second batch. It does not avail of the flexibility of interaction between batches.

(ii) Pipes and Filters: It does not support dynamic interaction and there is always the possibility of data transformation overhead between the filters.

(iii) Process Control Architecture: Specifying the time characteristic is a difficult part of this type of architecture. Disturbed responses could not be handled.