

word to or from MMX neg

### Pentium Multimedia Extended Instruction (MMX)

In 1996, Intel introduced multimedia extension instruction technology into its Pentium product line.

Multimedia Extension Instructions or multimedia task. There are 57 new instruction that treat data in a SIMD fashion which makes it possible to perform the same operation such as addition or multiplication on multiple data elements at once tach instruction typically takes a single clock cycle to execute for the proper application this parallel operation can speed up at 2 to 8 times over comparable algorithms that do not use the MMX instruction.

The MMX technology use 3 new data types -

- 1. Packet Bytes (that is 8 bit packet)
- 2. Packet Words (four 16 bit word)
- 3. Packet pouble word (2x 32 bit word).

land of	Cate gory.	Instruction	Description
1.	Arithmetic		Parallel addition of 8 bit backet 16 bit Word, 32 bit double word.
		PMULL (Parallel Multiplication	Parallel Multiplication of 4 signed 16 bit words.
2.	Comparision	PCMPCAT.	Parallel compare for greate than nexult is 1 or TRUE and less than nexult is 0 to FALSE
3.	Pata Transfer	Mov	Move double would be went



4.	Logical	POR (Parallel DR)	Parallel logical DR 64 bit Bitwise
5.	Shift	PSAR	Parallel Arithmetic Right shift of Packet Word or double word.
	to = haid	uned States Asection	a laye and a south last of the said
			BA SEE

Imprave Processor Performance

Pentium Processor with MMX technology can provide a 10 to 20%.

performance boost over classical pentium processor over same frieginency. In addition, the MMX technology versions of the processor double on this code and data cache to 16 kilobytes and feature improved Branch Predition and enhance pipeline and deeper write buffer for improved performance.


Advantages of MMX technologies

MMX technology provides 57 instruction sets to improve processor

performance in trontitional digital signal Processor (DSP) application
including graphics, voice and audio processing capabilities
emerging as value added features in High-Performance embedded
products.

MMX technology can potentially eliminate the requirement for DSP chips in embedded applications such as tele communication devices

13 - EK





# Non - John Youn Neumann Architecture

Data Driver Computing - Data flow computers are based on the concept of data driven computational that instruction execution in a conventional computer is under program flow control whereas, in a data flow computer is driven by the data availability. Jack Dennis in 1919 of MII has identified 3 basic issues towards the development of an ideal architecture for future computer. The first is to achieve a high performance per cost ratio. The second is to match the ratio with technology progress and the third is to offer better better programmobility in the application areas. The data flow model offers an approach to meet these demands.

Special Features of Control Flow Computers

- Data is passed blw instructions via meterence to share memory
- · Flow of control is implicitly sequential but special control operators can be used explicitly for panallelism.
- · Program counters are used to sequence the execution of instructions in a centralized control environment.
- \* Fratumes of Data Flow Computers
- \* Intermediate / Final Repults are passed directly as data token blw instructions.
- There is no concept of shared data storage as embadied on in the traditional notation of variable.
- · Program sequencing is constrained only by data dependency

### ornong instructions.

Note = Data driven concept means asynchroning which theans
that many instructions can be executed annultaneously
and asynchronously. A high degree of asynchronous parallelism
is expected in a data flow computer. Because there is no
use of shared memory cells, data flow programs are free
tree of shared memory cells, data flow programs are free
from side effects.

Information I tems in a data flow computer appear as operation packet is operation packet and data tokens. An operation packet is composed of the operation operands and destination of the successor instruction. A data token is formed with result value and its destination.

Data.

### Data Flow Machine Architecture

depending on the way of Handing date tokens, data flow computers are divided into static and dynamic model

In a static data flow machine data tokens are assume to move along the arcs of the data flow program graph to the operator nodes. The total nodal operation gets executed when all its operand data are present in the input arcs only one token is allowed to exist on any arc at a given time, otherwise the successive sets of token cannot be distinguished. This architecture is considered static because tokens are not labelled and control tokens must be used to acknowledge the proper timing in transferring data tokens from node to node

Dynamic Data Flow Machine - Dynamic Data Flow Machine Uses


tagged taken so that more than

one taken can exist in an arc. The tagging is achieved by a

label with each taken which uniquely identifies the context

of that particular taken. This dynamically tagged data flow

model suggest that maximum parallelism can be explaited



There are four the

from a program graph. If the graph is cyclic, the tagging about dynamically unbolding of the iterative computation.

### Data Flow Graph

A data flow graph is directed graph whose nodes corousponds to operators and ance points to data taken.

$$P = X + Y$$
 $Q = P \div Y$ 
 $R = X \times P$ 
 $S = R - Q$ 
 $T = R \times P$ 
 $V = S \div T$ 
 $V =$ 

### Sequence of Instruction (Possible)

tustue on an an action of the tustus

- S1) I1 I2 I3 I4 I5 I6
- 53) 11 13 12 15 14 16
- 54) I1 I2 I3 I5 I4 I6

En- K = 12 2 3 5 5 6 7 NSUMS = 2+3+5+6 = 16

Andrew - Andrew - Andrew -

Vector Processing (Practice for Exam) Processors can be caregorized

VOLHOL

SIMD

under

5 (Single Instruction Multiple Data Stream) computers 5.1 12 y PEn PE 634 PE ST 54 50 50 2 E ME MM2 MMA MM

Schonatic Diagram of SIMD Architecture

Thous 370 four types of vector instruction

17 1 1 1 Tubut These type and a instructions give a vector 20 toke 00 treating a vertor 20

71 N 4, UT w VSORT 8,12, H 5 46

CO

H Input

Dutput

f2: 10 These type of instructions take 0 vector 20 9

40 2 Tuput 1 UT and 5 SANG VSUMS scalar It 2+3 as an output on 24 1 0

L

tridut.

4md 4mg

E 400 AXY UN-These 25 Input Hype ond such surcesult give rector output toke ONA Vectors

To W 11 883 P 2 w 10 43 Stricture VSUMV (A, B Dut the 9 9 9 9

A = {11, 16, 18, 20}, vector ilps.

 $c = \{1, 0, 0, 1\} \rightarrow \text{masking vector.}$ 

M = { 11, 17, 19, 20} → merged vector.

B = {15, 17, 19, 22}

in). f4: V.S - V - These type of instructions take a vector and a scalar as an iriput and produce a vector output. Eg - A = { 5, 6, 7, 09} → Vector Input. VSUMVS (A, B) = {10, 11, 12,143 B = 5 -> Scalar Ibut Ly vector output. Architectural assifications of Vector Processor (\*) Memory to Memory Architecture - Instruction is fetched from memory and stones data in memory. Eg- TIASC, cyber-200, CDC-6600. · Register to Register Architecture - Instruction to is fetched from negister and stones data in negister Eg - Cray - I , Fujitsu - YP - 200 Special Types of Vector Instructions Boolean Instruction (2) compress Instruction (3) Merge Instruction - Eg of compress Instruction - A = {10, 15, 17, 12} -> vector i/p c = {1, 0, 1, 03 - masking vector. 0 = { 10, 17} -> compressed Vector


1 Types of vector Operations / Processing

- Eg of Merge Instruction -

Horizontal Processing - In case of Horizontal Processing, elements in the vector are processed from left to right



	LA GOUGL Page No.
a hazez odelad i iz	vertical Processing - In case of Vertical Processing, elements in the vector are processed from top to down
705,00	vector Looping - In case of vector Looping, elements are process from both left to right and top to bottom
	Landitectuated to mainority of John totions
	hands has growing  CODE - DOD . COR - DAYS . DEATH - DT growing
at year	to made han telegra
	siegisko E. Crayer, Eniskar-VP-200
	Description Types of Verlow Instrument of Management Instrument in Management in Manag
notes s	- 101 1 21 .01 3 = A - maintent to me (ma) To 62 .



ı	447-111
1	A single stage network is a switching network
ł	in input colottors (Is) and noutbut selectors (Os), Each Is is
١	to be Multiplexes and each as is an m. I municiples where
ł	maled won and 1 < m < n.
ł	
ł	Multistage Network Topology - Many Statges of Interconnected switch
1	forme a municipal
ł	Multistage networks one described by the following feautures
ł	
	i) Switch Box .
	ii) Network Topology
	iii) Control Structure.
	the state of the s
	Four chates of ewitch box -
	· straight connection
	· Exchange Connection.
	- Hyper Broad cast .
	a 1 - to 10 k WY DOCT US
	Tower broads
	A multistage network is capable of connecting an arbitariony ilp
	terminal to an arbitrary of p terminal
	Multistage Network can be -1 sided
	-> 2 sided
	The 2 sided multistage network which usually have an ilp side
ĺ	and an alp side can be divided into 3 classes -
I	was the state of t
Ī	Blocking .
Ī	Rearranging.
	Non - Blocking
ı	Surpout 19
í	

0 0 0

### Asynchronous Active Low


module dif (input do, input sister, input cir, authorize always @ Chosedge clk on negetige ristn) ... if (! rstn). Q <= 0 (0/1) Q < = d; end mo dule. Test Brach module the dff neg clk; neg d; neg rstn. reg 12:07 delay; aff nut (-d(d), -r(tn (rstn), dk (dk), -q(q)) always # 10; clk = mclk ; and me to me the initial begin removed a la proportion or of removed clk \$0; have the manner discussed acountyd <= 0; tyto 04 # 45 d = 10', # 10; rstn = 1 100 miles = 100 -15 for (int i = 0, i < 5; i = i+1) begin. delay = \$random; # delay d + i; end end endmodule.


4:	The second secon	
	Synchronous Active Low Reset	
	module def (input d', input reto, input cik, output neg qu'	) ;
	always a (bosedge dK)	A STATE OF THE PARTY OF THE PAR
	1f (! rstn)	Indust
	q <=0 ( 13 = 11 ,	Trading?
1	else didno 1 hom (4+1) = (1) at	(000,000
1	q <= d; 38 + M	
1	endmodule, HA HA HA	
	SR Flip Flop (1941) + (1) , 8 (1545 1401 - (0) )	
1	0 3 2 16 Held (2-1) = (1) = 2   41 bell (1-0) = (11 3-11)	
	The DI CHEN HAD DEED TO AND TO AND TO AND	
	11 - 11 told (4-12) + (1) Hat Jabolt (4-0) = (0) 0-1	
	Note Driven computing - Data flow computers are based of	on the
	concept of Data Driven non- Van	Normann
	anchitecture.	1
	2 = 1 ( 2 +4) 1 ( bd 2 b = ( c) n + 9	
	1, t (j, we r) (-0 -0) = (2) 0-4	
Ì	4 = 21 Nort ( 24 8 ), 3 (8) + 1 x	2
	10 count = 0	7
	(1) 11 Count + + = = = = =	
	21 - 1 0 0 ( 1 - 2 ) = 0 2 ) 0 - 9	J
	0-1-	
	120N 2 3 MAM ( 4+ A) 2 (41 1. 3	2
	8 1 1 1 ball ( 2 6 4 7 1 2 ( 4 ) 2 - 9	
7	Red (4) F (4 pa) Modell S Red	
	1 0 00 1 1 60M (12 - P) 7 (P) 4 . A	
	3 11 3 11 11 12 1 2 1 2 1 2 1 2 1 2 1 2	7
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	0 31 404 (112) 2 (3) 048	
	1 12 50M (C=2) = (2) y-3	1
-		

			1					1	1	1		1		1	-		1		~	-		190	E.mchan	Rowling	Cheneral		~	
R=4 (5)= (5-9) Mod 16 = 1	+4 (1	-1 (5) = (5-1)	R+1 (5) = (5+1) Mod 16 = 6	R.4 (4) = (4-4) Mod 16 = 100	R+4 (4) = (4+4) Mod 16 = 8	R-1 (4) = (4-1) Mod 16 = 3	R+1 (4) = (4+1) Mbd 16 = 5	- 4		(3) = (3-1)		(2) = (	+	p (2) = (2-1) Mod 16 = 1	 The second secon	(0) = (0-4) ModIL ( N-4 (1) = (1 ) 1100 to.	(b) = (0+4) Modle (8+4 (1) - (1-4) Mod 3(	(0) = (0-1) Mod14 R-1 (1+4) Mod 11 3	2 (1-1) Mod 16 **	1, 15, 4, 12	P in = (i-r) Mod N		(i+r) Mod N	and it.	R. (i) = (i-1) Mod N. N= 64 . TH (64) = 0	7	2	of the communication


```
Date Date No.
```

```
R+2 (6) = (6+1) Mod 16 = 7
R-1 (6) = (6-1) Mod 16 = 5
R+4 (6) = (6+4) Mod 16 = 10
R-4 (6) = (6=4) Mod 16 = 2
R+1 [7) = (7+1) Mod 16 =
    (7) = (7-1) Mod 16=
                       6
    (7) = (7+4) Mod 16 = 11
 R- 1
 R+4
    (7) = (7-4) Mod 16 = 3.
    R - H
    (8) = (8+1) Mod 16 = 9
R-1 (8) = (8-1) Mod 16 = 7
    (8) = (8+4) Mod 16 = 12
R-4 (8) = (8-4) Mod 16: 4
R+4
R+1 (9) = (9+1) Mod 16 = 10
          (9-1) Mod 16 = 8
R-1 (9) =
           (9+4) Mod 16 = 13
R+4 (9) =
          (9-4) Mod 16 = 5
R-4 (9) =
R+1 (10) = (10+1) - Mod 16 = 11
R-1 (10) = (10-1) Mod 16 = 9
R+4 (10) = (10+4) Mod 16 = 14
R-4 (10) = (10-4) Mod 16 =
R+1 (11) = (11+1) Mod 16 = 12
R-1 (11) = (11 -1) Mod 16 = 10
R+4 (11) = (11 +4) Mod 16 = 15
R-4 (11) = (11-4) Mod 16 = 7
                R+1 (13)= 14
R+1 (12) = 13
R-1
                R-1(13)=12
   (12) -
         1.1
                R+4 ( 13 ) =
   (12) =
         0
R+ L
                 R=4 (13) =
    (12) =
          8
R - 4
                 ----
```






### Ring Topoly From Above Diagram.




21 hora 14-

37.5



Stage D



## Barnel Shiften

$$B_{-1}(j) = (j+2^{i}) MOD N$$
.  
 $B_{-1}(j) = (j-2^{i}) MOD N$ .

$$8-1 (0) = (0 \cdot -2^{\circ}) \text{ MOD } 8 = 2 \text{ MOD } 8 = 2$$
 $8+2 (0) = (0 + 2^{\circ}) \text{ MOD } 8 = 4 \text{ MOD } 8 = 4$ 

$$B_{-2}(1) = (1 - 2^2) \text{ MOD } 8 = 5$$

$$B+0$$
 (2) = (2 + 2°) MOD 8 = 3

$$B-1(3)=(3-1) \times 1008 = 1$$
  $B-1(4)=2$   
 $B+2(3)=(3+2^2) \times 1008 = 7$   $B+2(4)=0$ 

	B+0 (5)36	B+0	(6) = 7	B+0 (7) = 7
۰	B+1 (5) = 7	B+1	(6) = 0	B+1 (7) = 1
ı	8-1 (5) = 3	B - 1	(6) = 4	B-1 (7) = 5
ı	B+2 ('5) = 1	8+2	(1) - 0	B+2 (7) = 3
н	8-2 (5) = 1		(6) = 2	B-2 (7)=3
ľ			11	

Barrel Shift network are also known as ± 2 network (PM2) . This type of network is based on the following touting function


Each PE in this network is directly connected to 210-PFs Therefore, the connectivity in this network is increased from IIIIAC network by having (2n-5) 2n-1 more direct links For example, the number of PEc (N) = 16, n=4 and r = 4 the ILLIAC network has 32 direct links and bane shift network has a direct links. The two networks on identical only when n = 2 or N = 5.

B, the minimum number of necirculation is upper bounded by BK logoN. Speed up of Barrel Shift

network over ILLIAC network SN is given by -

$$S_N = \sqrt{N}$$
 =  $2^k - 1$  where  $N = 2^k$  .

 $Log_2N$   $K$ 



# Shuffle - Exchange Network.

PEA = anos ai ai ai ao

B(PFA) = an-2 ... ai ... ai ao an-1.


E (PEA) = an-1 ... ai ... ao


n = log 2 N


N= # PE

N = 8

E (PEA) = (o (PEA)







## Instruction Level Panallelism (ILP)

Architectural Technique that allows the overlap of individual machine Operation (ADD, Multiplication, Load, Stone, ...)

2) Multiple Operations will execute in parallel (simultaneously).

goal - To speed up the Execution!

\* ILP VS Parallel Processing, (Diff)

overlat Individual machine Having seperate processors
operations so that they getting seperate chunk of
execute in parallel, program. (Processors program
-med to do so)

· Transparent to the user. Non - Transparent to the

objective is to speed up objective is to speed up and execution quality up

\* ILP Challenges.

dependencies among instructions which are executing in barallel.

Hardware terminalogies - RAW, WAR, WAW
Read WHE.

Software Terminologies pata Dependencies - Types of Dependencies

	Types of Dependencies
	12 Authort Debendency
0	Name Dependencies — (i) Output Dependency
	2 3 WALL DOUBLE STREET
-	the - the excuser of distance
(2)	Data True Dependencies
	Mineral and the book of class
3	Control Dependencies
	Resource Dependencies
9	Resource Dependence
v	Explanations
210	NAME DEPENDENCY
0	NAME DEPENDENCE GUIDING OF MINER
100	When instruction I and I write the
(9)	same register ar memory wation to
	ordering must be preserved to leave the correct value in the
25	register on memory location.
	Anti Dependency - When instruction I writes a Registor
(6)	Anti Dependency on memory location that instruction
-	
	neads.
	Eg- I: odd n6, r5, n4;
	J: Aspertines 111 A
	The dele
(2)	Data True pependency - An instruction I is data
Will.	dependent of instruction
	either of the following hold:
(i)	Instruction I produce a great that may be used by
	instruction I on
iii	Instruction I is data dependent on instruction k and
100	instruction kis data dependent on instruction I.
	pendent on instruction).

Eg- LOOP: LD FO, O(R1);

ADD F4, F0, F2.

SD F4, O(R1).

SUB R1, R1, -8

BNE R1, R2, LOOR

Branch Not Equation.

- andering of an instruction W.r. + a branch instruction of the instruct
- in An instruction that is control dependent on a branch cannot be moved before the branch.
- (ii) An instruction that is not control dependent on a branch
- essource Dependency: An instruction is resource dependent on a previously issued instruction if it requires a handware resource which is still being used by a previously issued instruction.

ILP Architectures.

- computer Architecture is a contract (instruction format and interpretation of bits & that constitute an Instruction) blue the class of programs that are written for the anchitecture and the set of processors for the implementation of that anchitecture.
  - In the architecture information embedded in the program pertaining to the available panallelism blw instructions and operations in the program.



							Babita Page No.							
							ication							
1)	Sea	uent	ial	Arcl	nitec	twe	to convey any explicit							
	info	rm	ation	٧ ١	yan	ding	the parameters temper scalar pr							
2)	Dependency Architecture - the dependencies that evid													
180	blw operation (Data Flow Processions)													
3)	information and													
A A	(YLIV	y Pr	pera	TO	Arc	hi tec	independent of one another							
	la na ti	outo	2 /2/	Lo	ige	Inst	truction Word.							
		-					at 19th & hover 14 seamer							
illo I	RIW	100	1 11	Line	100	I,	In the state of th							
A III	OF OF	tion.	1	1,	I,	12	author a swellingers of his							
	Þ		II	I2	-1	31.13	all the laterest a get form							
	F	I,	12				· accepts aliased 917							
Sept.	Super	Mal	ar .	1. Ay	inas		Si exert soften A northnooned							
		12	A		OF .	E	- FIN and de La company de la							
		I <sub>2</sub>	-	-	day	id.	THE THE STREET SHEET							
1		IH		T	1		to the contraction of							

13/10 411

