

mainly used to encode and decode me por 1.

3. What is a biased exponent?

Ans: In floating-point arithmetic, and emponent is the oresult of adding some constant (called bias) to the exponent chosen to make the range of the exponent mon-negodive. They are particularly useful when encoding and decoding the floating-point representation of submormal numbers.

Adrila

What is vector processor and write in application? Explain Vector processor and write in application? Explain vector processor architecture and give brief explanation. What one the different method of vector processor.

central continues of data called vectors. So, it is also known as among processor.

Application &

. (i) Data analysis

- (ii) Weather forcasting
- (iii) Aenodynamics
- (V) Medical Dignosis
- (Space flight simulation

Types of vector instruction:

- · Vector- Vector instruction: One on two vector observats are fetched from same vector processor. These instructions are defined by mapping $f_1: V_i \rightarrow V_j$ $f_2: V_j \times V_k \rightarrow V_i$
- Dector Scalar instruction: Vector scalar instruction connessing to massing.
 f₃: Sx Vi→ Vj

- Obtained by eqn 2N (2×14=32)

Roll- 71 . Year - 2nd


• Vector - memory instruction: This Lead to Vector load on vectors stone step by step memory (M) negistrons on Vector (V). negistrons.

f4: M→ V vector load

f5: V → M Vector stone.

Vector processon Anchitecture:

n



Functional results of a vector computers are as follows -

. IPU

· Vector megisters

· Scalan progeston

· Vectors processors

30, as it's followed by its classification -


· Vector access

· Register to register Anchitecture

· Memony to memony anchitecture.

· Single Instruction multiple Data Stream (SDMD)

In SIMP anchitecture mouttible these stores. one instruction acts on the furnition instructed multiple Datas Storeams.



Adotha Bhattachorijee CSE OS

1) Consider a GA PE in ILLIAC determine the minimum number of data mouting stake needed to perform the following linter PE data transfer.

PE; to PE(P+K) moder where 0 < 1 < 63, 0 < K \ 63

2) Explain the necirculating networks associated with simb computers

Answers

Rowling information for 1221 AC- 1 Humas 4 equi.

R+1 (i) = (i+1) mod N R+1 (i) = (i-1) mod N R+1 (i) = (i+1) mod N R+1 (i) = (i+1) mod N R-7 (i) = (i-8) mod N

Since there are GA processing elements.

We will get 64 x 4 routing states are obtained.

256 data routing states are obtained.

In 16 bit; the routing equ 64 eq states are through the routing equ 64 eq states are received which the man not of data routing states.

Min'm number is 32.

:. N = 16 Y = 4 64 =) 4N data

- min no of routing states is obtained by eqn 2N (2x18=32)

lyh

For 64 processing elts [N=67]min! mo of data routing state is $DN = 2\times64$ = 128.

al a>

Hardware implementation of sume-Tv., cube network and Barrel suffer one analysed.

Rectronating Network multistage networks of combinational logics and pipelined multistage networks to analyse the enfanded control attructure for recirculating structure is introduced. It allows each processor to select its intervenneation function independently of the other processor. A multistage emille exchange network is possented this network allows at each stage a strugtle shuffle fillered by an exchange. Finally those networks are examined by an exchange. Finally those networks are examined for this behaviour in positionable SIMD machines.

Bound shift network one also known in ±2 i network

(PM2))

N = b that n = 4 & Y = 4

For 69: If n of OF; is N=6 than n=4 & Y=4

the ILLIAE-IV nathbora has 32 direct links

phift has 58 direct links

Computer Architecture Exam

association with SIMD competers.

a) Routing functions for ILIAC network.

b) cube nouting function.

c) Barrell shefting function.

(4×2)

d) bhuffle - exchange function.

Examinate the men. number of nauting steps from any PE; to any other PE; to for the orbitrary alstance 1 & k & 255. Indicate the upper bound on min. nouting steps suggested upper bound on min. nouting steps suggested in barrill shift network.

Le Draw the multi-stage amega network (5)

1) a). The nouting functions used in the ILIAC network are.


R+1(i) = (i+1) MOD N.R-1(i) = (i-1) MOD N.

R+r(1) = (1+r) MOD N.

R-P(1) = (1-P) MOD H.


and N= number of PEs =

05 15 N-1.



b) The neuting function used in sube network is, $c_i = (a_{n-1}, \dots, a_i, a_{i-1}, \dots, a_i, a_o)$ $n = log_2 N$. The Certain stage denoted by $os(t_{n-1}, \dots, t_i, t_i)$

The Input btage denoted by $IS(t_{n-1},...,t_i;t_i)$ Flor N=8, $n=lag_28=3$. be we consider only 3-bit numbers.



The tracting functions used in Barrell sheft is $\theta_{+i}(j) = (j+2i) \mod N$. $0 \le i \le n-1$. $n = \log_2 N$. $\theta_{-i}(j) = (j-2i) \mod N$ $0 \le j \le N-1$.

EA = annove a; evalue. Chuffle function. 6 (PEA) = an-2 ... a; o .. a, a o an-1. n= lag = N. The exchange function, #N-> number of PEs E (PEA) = an-1 ... a; ... ao whe see that E (PEA) = Co (PEA) cube naiding function for i=0. The exchange functions are denoted by ((). and shuffle functions are denoted by (- w)shuffle Exchange 0-1 000 1 -) 2. 1-0. 2-14 2 -> 3 376 3-12 4 + 1 Den 4-35 5 7 3 6 47 6-15 776. ナークマ. The minimum number of routing steps 25 upon bounded by B & LogaN musemen nomber of nouting tepo framany PEI do dry ather PET+X xxx er 1 6 x 8 255 10

19. 000 Log 256 = 8 = 4


ことととさると

3) Fan N= 16, dhe multi-stage omega netur

S= an-2 ··· a: ... as acon-1. n = lag 2 N = 4.

E= an-1 ··· a; ... ac

0 ->	Sheeffle	Exchange
	0	1
1 ->	2	0
2 ->	4	3
3 ->	6	2
4 ->	8	5
5 ->	10	4
6->	12	7
7->	14	6
8 →	100 1	9
9 ->	3	9
10-	5	ţ1
11 ->	7	10
12->	9	13
13 ->	11	12
14->	13	15
15 -	15	14,



MAINE: Aviraba Brattercharger, Roll Mas. 5. DEPT: CSE (2nd Years), 11/05/2022 Shahat is data flow computer? Differentiate between data Slow hat is data flow control flow computer?. And: Computer and sold sold sold concept, and the sections meanings defecting on the Splication and context. Data flow and tectures there are proposed the Solvenbality and execution of instanctions is of g determined based on the availability of infect auguments to the instantions, so that been of execution is conformationable in behaviour is mon-deterministic. The key differences between data flow confutor And control plow confuter and as follows: Control Flow Confestor Doctor place Competer (i) Presedence constraints control (i) Unlink and flow, the project flow based on multiple comformeds com task completion, succes parcess data at the same or failure. time. (ii) Smallest unit of the contact flow is a (ii) Tarak Smallest wit of the data flow is a component. task. (iii) Control flow does not iii) Data 18 moved and more data from tack manipulated through to task. transformations. (iv) Table are oun in is). Data is passed helmour in Render if connect each compenent in data with precedence of in parallel. flow.

2. Explains the differences between BFS and DFS.

Ans: BFS (i) It stands for 2. Instruct and the proplems with date flow computing Ans: The problems with data flow completers are (i) Botton Constial: It was high to seach to the seach bottom must be completed of the Bleville second botch. It does not avail of the fleribility of interaction between batches. (i) Pipes and Filters: It does not suppost dynamic interaction and there is always the possibility of data transformation overhead between the fittens. (iii) Process Control Aschitecture: Specifiging the time curractoristic is a difficult part of this tiple of arenitecture. Disturbed responses could not be brandled.