Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Can this be used in Vivado? #40

Closed
veso266 opened this issue Jun 5, 2023 · 1 comment
Closed

Can this be used in Vivado? #40

veso266 opened this issue Jun 5, 2023 · 1 comment

Comments

@veso266
Copy link

veso266 commented Jun 5, 2023

Hello there, I saw your awesome project and just happen to have this Nexys A7 FPGA: https://digilent.com/shop/nexys-a7-fpga-trainer-board-recommended-for-ece-curriculum/

at hand, it has onboard VGA, doesn't have onboard PS/2 (I could probably wire a PS/2 connector externaly), but I also found an USB keyboard demo: https://github.com/Digilent/Nexys-A7-100T-Keyboard/tree/master
Which if I understands corecly allows you to connect USB keyboard to FPGA and it would convert it to PS/2 scancodes

Or I could always use SerialTerminal if PS/2 doesn't work 😄

If I understand everything to port this to my board I just need to define inputs and outputs and I should at least have a picture from VGA display at first (if input doesn't work yet)

What I am very confused is how to open this project in Vivado (if thats even possible)

Thanks for Anwsering and Best Regards

@alangarf
Copy link
Owner

alangarf commented Jun 6, 2023

Hey there,

you will most likely have to create a project and then import the verilog into it. There are other examples within the boards section of other people using different tools. But ultimately this project tries to be as generic as possible to allow you to use it however you need.

While I can't help you, I don't think it will be too difficult to get it to work.

Cheers,
-A.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants