# $\times$ 337 / $\times$ 309 - Microprocessor Design Report

OJAS APOORVA KANHERE 12D070002

PRAVEEN AGRAWAL 12D020030

KOTWAL ALANKAR SHASHIKANT 12D070010

October 31, 2014

#### 1 Introduction


The aim of this exercise was to design and implement an 8-bit RISC processor on an FPGA. The ISA used was the LC-3b instruction set. You may find the instruction set here.

In RISC design, we have to choose between a multi-cycle implementation and a single-cycle implementation. We chose to implement a multi-cycle data-path because all instructions do not take an equal amount of time, and the multi-cycle implementation makes sure that each instruction gets over in the minimum amount of time it requires. Also the single-cycle data-path is more complicated as compared to the multi-cycle data-path, and we save significant resources on the FPGA by doing a multi-cycle implementation.

You may find all the code for our project here

### 2 Data-path

The data-path we designed is summarised in the diagram below.



#### 3 Controller

The controller implemented has two parts: logic driving current control signals and next state logic. The code for the current control signal values is as follows:

```
always@(*) begin
     case(StateID)
       1: begin
         Mux1 = 1'b1;
         Mux2 = 2'b11;
         Mux3 = 3'b111;
         Mux4 = 2'b01;
         Mux5 = 2'b01;
         Mux6 = 2'b10;
         Mux7 = 2'b10;
         Mux11 = 1'b1;
11
         wrf = 1'b1;
13
         \mathrm{wpc} = \tilde{a} | \mathrm{IR};
         wir = 1'b0;
         lccr = 1'b1;
         aluop = 2'b00;
17
         alushop = 2'b11;
         wmem = 1'b1;
19
         wa = 1'b1;
         wb = 1'b1;
21
         lalu = 1'b1;
       end
23
       2: begin
25
         Mux1 = 1'b1;
         Mux2 = 2'b11;
27
         Mux3 = 3'b111;
         Mux4 = 2'b11;
29
         Mux5 = 2'b11;
         Mux6 = 2'b11;
31
         Mux7 = 2'b11;
         Mux11 = 1'b1;
33
         wrf = 1'b1;
35
         wpc = 1'b1;
         wir = 1'b1;
         lccr = 1'b1;
         aluop = 2'b11;
39
         alushop = 2'b11;
         wmem = 1'b1;
41
         wa = 1'b0;
         wb = 1'b0;
43
```

```
lalu = 1'b1;
       end
45
       3: begin
47
         Mux1 = 1'b1;
         Mux2 = 2'b11;
49
         Mux3 = 3'b111;
         Mux4 = 2'b00;
51
         Mux5 = 2'b00;
         Mux6 = 2'b11;
53
         Mux7 = 2'b11;
55
         Mux11 = 1'b1;
         wrf = 1'b1;
57
         wpc = 1'b1;
         wir = 1'b1;
59
         lccr = 1'b0;
         aluop = \{IR[15], IR[14]\};
         alushop = {IR[5], IR[4]};
         wmem = 1'b1;
63
         wa = 1'b1;
         wb = 1'b1;
65
         lalu = 1'b0;
       end
       4: begin
69
         Mux1 = 1'b1;
         Mux2 = 2'b01;
71
         Mux3 = 3'b111;
         Mux4 = 2'b11;
73
         Mux5 = 2'b11;
         Mux6 = 2'b11;
75
         Mux7 = 2'b11;
         Mux11 = 1'b0;
77
         wrf = 1'b0;
79
         wpc = 1'b1;
         wir = 1'b1;
81
         lccr = 1'b1;
         aluop = 2'b11;
83
         alushop \, = \, 2\, \dot{}\, b11\, ;
         wmem = 1'b1;
85
         wa = 1'b1;
         wb = 1'b1;
         lalu = 1'b1;
89
       end
       5: begin
91
         Mux1 = 1'b1;
```

```
Mux2 = 2'b11;
93
          Mux3 = 3'b010;
          Mux4 = 2'b01;
95
          Mux5 = 2'b11;
          Mux6 = 2'b00;
97
          Mux7 = 2'b11;
          Mux11 = 1'b1;
99
          wrf = 1'b1;
101
          wpc = 1'b0;
          wir = 1'b1;
          lccr = 1'b1;
          aluop = 2'b00;
105
          alushop = 2'b11;
          \mathrm{wmem} \ = \ 1 \ \mathrm{'b1} \, ;
107
          wa = 1'b1;
          wb = 1'b1;
109
          lalu = 1'b1;
111
       end
        6: begin
113
          Mux1 = 1'b1;
          Mux2 = 2'b11;
115
          Mux3 = 3'b111;
          Mux4 = 2'b11;
117
          Mux5 = 2'b11;
          Mux6 = 2'b11;
119
          Mux7 = 2'b11;
          Mux11 = 1'b1;
121
          wrf = 1'b1;
          wpc = 1'b0;
          wir = 1'b1;
125
          lccr = 1'b1;
          aluop = 2'b11;
127
          alushop = 2'b11;
          wmem = 1'b1;
129
          wa = 1'b1;
131
          wb = 1'b1;
          lalu = 1'b1;
       end
133
        7: begin
135
          Mux1 = 1'b1;
137
          Mux2 = 2'b10;
          Mux3 = 3'b111;
          Mux4 = 2'b11;
139
          Mux5 = 2'b11;
          Mux6 = 2'b11;
141
```

```
Mux7 = 2'b11;
          Mux11 = 1'b1;
143
          wrf = 1'b0;
          wpc = 1'b1;
          wir = 1'b1;
147
          lccr = 1'b1;
          aluop = 2'b11;
149
          alushop = 2'b11;
         \mathrm{wmem} \, = \, 1\, ,\mathrm{b1}\,;
151
          wa = 1'b1;
153
         wb = 1'b1;
          lalu = 1'b1;
       end
        8: begin
         Mux1 = 1'b1;
          Mux2 = 2'b11;
          Mux3 = 3'b000;
          Mux4 = 2'b01;
161
          Mux5 = 2'b11;
          Mux6 = 2'b01;
163
          Mux7 = 2'b11;
          Mux11 = 1'b1;
          wrf = 1'b1;
167
          wpc = 1'b0;
          wir = 1'b1;
169
          lccr = 1'b1;
          aluop = 2'b00;
          alushop = 2'b11;
         wmem = 1'b1;
173
          wa = 1'b1;
         wb = 1'b1;
175
          lalu = 1'b1;
       end
177
179
        9: begin
          Mux1 = 1'b1;
181
          Mux2 = 2'b11;
          Mux3 = 3'b100;
          Mux4 = 2'b00;
183
          Mux5 = 2'b11;
          Mux6 = 2'b11;
          Mux7 = 2'b11;
187
          Mux11 = 1'b1;
          wrf = 1'b1;
189
          wpc = 1'b1;
```

```
wir = 1'b1;
191
           lccr = 1'b1;
           aluop = 2'b00;
193
           alushop = 2'b11;
          wmem = 1, b1;
           wa = 1'b1;
          wb = 1'b1;
197
           lalu = 1'b0;
        \quad \text{end} \quad
199
        10: begin
           Mux1 = 1'b0;
           Mux2 = 2'b11;
203
          Mux3 = 3'b111;
          Mux4 = 2'b11;
205
          Mux5 = 2'b11;
          Mux6 = 2'b11;
207
           Mux7 = 2'b11;
209
          Mux11 = 1'b1;
           wrf = 1'b1;
211
           wpc = 1'b1;
           wir = 1'b1;
213
           lccr = 1'b1;
           aluop = 2'b11;
215
           alushop = 2'b11;
          \mathrm{wmem} \, = \, 1\, \mathrm{'b1}\, ;
217
           wa = 1'b0;
          wb = 1'b1;
219
           lalu = 1'b1;
        end
        11: begin
223
          Mux1 = 1'b1;
          Mux2 = 2'b11;
225
          Mux3 = 3'b111;
          Mux4 = 2'b11;
           Mux5 = 2'b11;
229
          Mux6 = 2'b11;
          Mux7 = 2'b01;
          Mux11 = 1'b1;
231
           wrf = 1'b1;
233
           wpc = 1'b1;
235
           wir = 1'b1;
           lccr = 1'b1;
           aluop = 2'b11;
237
           alushop = 2'b11;
          \mathrm{wmem} \, = \, 1\, ,\mathrm{b0}\,;
239
```

```
wa = 1'b1;
         wb = 1'b1;
241
         lalu = 1'b1;
       end
243
       12: begin
245
         Mux1 = 1'b1;
         Mux2 = 2'b11;
247
         Mux3 = 3'b001;
         Mux4 = 2'b00;
249
         Mux5 = 2'b11;
251
         Mux6 = 2'b11;
         Mux7 = 2'b11;
         Mux11 = 1'b1;
253
         wrf = 1'b1;
255
         wpc = 1'b1;
         wir = 1'b1;
         lccr = 1'b1;
         aluop = 2'b00;
259
         alushop = 2'b11;
         wmem = 1'b1;
261
         wa = 1'b1;
         wb = 1'b1;
263
         lalu = 1'b0;
265
       end
        13: begin
267
         Mux1 = 1'b1;
         Mux2 = 2'b11;
269
         Mux3 = 3'b111;
         Mux4 = 2'b11;
271
         Mux5 = 2'b11;
         Mux6 = 2'b11;
273
         Mux7 = 2'b01;
         Mux11 = 1'b1;
275
277
         wrf = 1'b1;
         wpc = 1'b1;
279
         wir = 1'b1;
         lccr = 1'b1;
         aluop = 2'b11;
281
         alushop = 2'b11;
         wmem = 1'b1;
         wa = 1'b1;
285
         wb = 1'b1;
         lalu = 1'b1;
287
       end
```

```
14: begin
289
         Mux1 = 1'b1;
         Mux2 = 2'b00;
291
         Mux3 = 3'b111;
         Mux4 = 2'b10;
293
         Mux5 = 2'b10;
         Mux6 = 2'b11;
295
         Mux7 = 2'b01;
         Mux11 = 1'b0;
297
          wrf = 1'b0;
          wpc = 1'b1;
          wir = 1'b1;
301
          lccr = 1'b0;
          aluop = 2'b00;
303
          alushop = 2'b11;
         wmem = 1'b1;
305
          wa = 1'b1;
         wb = 1'b1;
307
          lalu = 1'b1;
       end
309
        15: begin
311
         Mux1 = 1'b1;
          Mux2 = 2'b11;
313
          Mux3 = 3'b010;
          Mux4 = 2'b01;
315
          Mux5 = 2'b11;
         Mux6 = 2'b11;
317
         Mux7 = 2'b11;
         Mux11 = 1'b1;
          wrf = 1'b1;
321
          wpc = 1'b1;
          wir = 1'b1;
323
          lccr = 1'b0;
          aluop = 2'b00;
325
          alushop = 2'b11;
327
         wmem = 1'b1;
          wa = 1'b1;
         wb = 1'b1;
329
          lalu = 1'b0;
       end
331
333
        16: begin
         Mux1 = 1'b1;
         Mux2 = 2'b01;
335
         Mux3 = 3'b111;
         Mux4 = 2'b11;
337
```

```
Mux5 = 2'b11;
          Mux6 = 2'b11;
339
          Mux7 = 2'b11;
          Mux11 = 1'b0;
341
          wrf = 1'b0;
343
          wpc = 1'b1;
          wir = 1'b1;
345
          lccr = 1'b1;
          aluop = 2'b11;
347
          alushop = 2'b11;
          wmem = 1'b1;
349
          wa = 1'b1;
          wb = 1'b1;
351
          lalu\ =\ 1,b1;
        \quad \text{end} \quad
353
        default: begin
          Mux1 = 1'b0;
          Mux2 = 2'b00;
357
          Mux3 = 3'b000;
          Mux4 = 2'b00;
359
          Mux5 = 2'b00;
          Mux6 = 2'b00;
          Mux7 = 2'b00;
363
          Mux11 = 1'b0;
          wrf = 1'b1;
365
          wpc = 1'b1;
          wir = 1'b1;
          lccr = 1'b1;
          aluop = 2'b00;
369
          alushop = 2'b00;
          \mathrm{wmem} \, = \, 1\,\mathrm{'b1}\,;
371
          wa = 1'b1;
          wb = 1'b1;
          lalu = 1'b1;
375
        end
     endcase
377 end
```

where, the control signals mean the following:

No	Signal Name	Purpose
1	Mux1	Mux1 Control Signal
2	Mux2	Mux2 Control Signal
3	Mux3	Mux3 Control Signal
4	Mux4	Mux4 Control Signal
5	Mux5	Mux5 Control Signal
6	Mux6	Mux6 Control Signal
7	Mux7	Mux7 Control Signal
8	Mux11	Mux11 Control Signal
9	wrf	Write to Register File
10	wpc	Write to Program Counter
11	wir	Write to Instruction Register
12	lccr	Write to Condition Code Register
13	aluop	ALU Operation
14	alushop	Shift Operation
15	wmem	Write to Memory
16	wa	Write to Temporary Register A
17	wb	Write to Temporary Register B
18	lalu	Load ALU Register


 ${\rm Mux}8\text{-}{\rm Mux}10$  receive their inputs directly via combinational logic from IR. The logic is:

```
Mux8 = IR [5];

Mux9 = ((IR[11]&&N)|| (IR[10]&&Z)||(IR[9]&&P));

Mux10 = IR [11];
```

The next state logic is summarised in the following diagram:



For each instruction the state sequence is shown below:

ALU Operation (Add, And, XOR, Not, Shifts): 1  $\rightarrow$  2  $\rightarrow$  3  $\rightarrow$  4

Branch:  $1 \to 5$ 

Call Subroutine:  $1 \rightarrow 7 \rightarrow 2 \rightarrow 8$ Load Byte:  $1 \rightarrow 2 \rightarrow 9 \rightarrow 13 \rightarrow 14$ Load Word:  $1 \rightarrow 2 \rightarrow 12 \rightarrow 13 \rightarrow 14$ Load Immediate Address:  $1 \rightarrow 15 \rightarrow 16$  Store Byte:  $1 \rightarrow 2 \rightarrow 9 \rightarrow 10 \rightarrow 11$ Store Word:  $1 \rightarrow 2 \rightarrow 12 \rightarrow 10 \rightarrow 11$ 

#### 4 Simulation


We simulated the implementation using a test code that contained all the necessary functionality. In assembly language as per the LC-3b document, the code is as follows:

```
NOT R1, R0
IDW R2, R0,#0
ADD R3, R2, R1
STW R3, R4,#7
LDB R7, R4,#14
BRp label

ORG 0x34
label:
JMP R7;
JSR label1

ORG 0x66
label1:
```

The simulation was carried out using GTKWave and iVerilog. The result for the above program were as shown below.



## 5 Testing

The implementation was tested on an Altera DE0-nano board having a Cyclone-IV FPGA.



The signal-tap tool was used to get states of the elements inside the FPGA at various points in time. For convenience in debugging we gave clock using a push-button on-board. The output was well as expected.